index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
tcg
/
aarch64
Age
Commit message (
Expand
)
Author
Files
Lines
2015-09-02
tcg/aarch64: Fix tcg_out_qemu_{ld, st} for guest_base == 0
Richard Henderson
1
-7
/
+20
2015-08-24
linux-user: remove useless macros GUEST_BASE and RESERVED_VA
Laurent Vivier
1
-5
/
+5
2015-08-24
linux-user: remove --enable-guest-base/--disable-guest-base
Laurent Vivier
1
-6
/
+2
2015-08-24
tcg/aarch64: Use softmmu fast path for unaligned accesses
Richard Henderson
1
-13
/
+24
2015-08-24
tcg: Split trunc_shr_i32 opcode into extr[lh]_i64_i32
Richard Henderson
1
-1
/
+2
2015-08-24
tcg: implement real ext_i32_i64 and extu_i32_i64 ops
Aurelien Jarno
1
-0
/
+4
2015-08-24
tcg: rename trunc_shr_i32 into trunc_shr_i64_i32
Aurelien Jarno
1
-1
/
+1
2015-07-23
tcg/aarch64: use 32-bit offset for 32-bit softmmu emulation
Richard Henderson
1
-6
/
+6
2015-07-23
tcg/aarch64: use 32-bit offset for 32-bit user-mode emulation
Paolo Bonzini
1
-10
/
+16
2015-07-23
tcg/aarch64: add ext argument to tcg_out_insn_3310
Paolo Bonzini
1
-19
/
+22
2015-06-09
tcg: Mask TCGMemOp appropriately for indexing
Richard Henderson
1
-2
/
+2
2015-06-03
tcg: add TCG_TARGET_TLB_DISPLACEMENT_BITS
Paolo Bonzini
1
-0
/
+1
2015-05-14
tcg: Push merged memop+mmu_idx parameter to softmmu routines
Richard Henderson
1
-17
/
+18
2015-05-14
tcg: Merge memop and mmu_idx parameters to qemu_ld/st
Richard Henderson
1
-4
/
+8
2015-03-13
tcg: Change generator-side labels to a pointer
Richard Henderson
1
-9
/
+6
2014-09-29
tcg-aarch64: Use 32-bit loads for qemu_ld_i32
Richard Henderson
1
-12
/
+15
2014-06-04
tcg: Remove TCG_TARGET_HAS_new_ldst
Richard Henderson
1
-2
/
+0
2014-05-28
tcg-aarch64: Make debug_frame const
Richard Henderson
1
-13
/
+9
2014-05-12
tcg: Remove unreachable code in tcg_out_op and op_defs
Richard Henderson
1
-19
/
+3
2014-05-12
tcg-aarch64: Define TCG_TARGET_INSN_UNIT_SIZE
Richard Henderson
2
-69
/
+53
2014-04-28
tcg: Add INDEX_op_trunc_shr_i32
Richard Henderson
1
-0
/
+1
2014-04-18
tcg: Use HOST_WORDS_BIGENDIAN
Richard Henderson
1
-1
/
+0
2014-04-18
tcg-aarch64: Remove w constraint
Richard Henderson
1
-22
/
+18
2014-04-18
tcg: Add TCGType parameter to tcg_target_const_match
Richard Henderson
1
-1
/
+1
2014-04-18
tcg: Fix warning (1 bit signed bitfield entry) and replace int by bool
Stefan Weil
1
-3
/
+3
2014-04-16
tcg-aarch64: Use tcg_out_mov in preference to tcg_out_movr
Richard Henderson
1
-9
/
+7
2014-04-16
tcg-aarch64: Prefer unsigned offsets before signed offsets for ldst
Richard Henderson
1
-5
/
+6
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3312, _3310, _3313
Richard Henderson
1
-87
/
+89
2014-04-16
tcg-aarch64: Merge aarch64_ldst_get_data/type into tcg_out_op
Richard Henderson
1
-83
/
+32
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3507
Richard Henderson
1
-24
/
+33
2014-04-16
tcg-aarch64: Support stores of zero
Richard Henderson
1
-16
/
+19
2014-04-16
tcg-aarch64: Implement TCG_TARGET_HAS_new_ldst
Richard Henderson
2
-60
/
+31
2014-04-16
tcg-aarch64: Pass qemu_ld/st arguments directly
Richard Henderson
1
-32
/
+17
2014-04-16
tcg-aarch64: Use TCGMemOp in qemu_ld/st
Richard Henderson
1
-68
/
+63
2014-04-16
tcg-aarch64: Use ADR to pass the return address to the ld/st helpers
Richard Henderson
1
-2
/
+9
2014-04-16
tcg-aarch64: Use tcg_out_call for qemu_ld/st
Richard Henderson
1
-4
/
+2
2014-04-16
tcg-aarch64: Avoid add with zero in tlb load
Richard Henderson
1
-9
/
+19
2014-04-16
tcg-aarch64: Implement tcg_register_jit
Richard Henderson
1
-15
/
+69
2014-04-16
tcg-aarch64: Introduce tcg_out_insn_3314
Richard Henderson
1
-67
/
+33
2014-04-16
tcg-aarch64: Reuse LR in translated code
Richard Henderson
2
-33
/
+33
2014-04-16
tcg-aarch64: Use CBZ and CBNZ
Richard Henderson
1
-2
/
+24
2014-04-16
tcg-aarch64: Create tcg_out_brcond
Richard Henderson
1
-20
/
+14
2014-04-16
tcg-aarch64: Use symbolic names for branches
Richard Henderson
1
-31
/
+43
2014-04-16
tcg-aarch64: Use adrp in tcg_out_movi
Richard Henderson
1
-0
/
+23
2014-04-16
tcg-aarch64: Special case small constants in tcg_out_movi
Richard Henderson
1
-0
/
+10
2014-04-16
tcg-aarch64: Use ORRI in tcg_out_movi
Richard Henderson
1
-31
/
+39
2014-04-16
tcg-aarch64: Use MOVN in tcg_out_movi
Richard Henderson
1
-13
/
+50
2014-04-16
tcg-aarch64: Use TCGType and TCGMemOp constants
Richard Henderson
1
-35
/
+38
2014-04-16
tcg-aarch64: Use intptr_t apropriately
Richard Henderson
1
-5
/
+5
2014-03-14
tcg-aarch64: Introduce tcg_out_insn_3405
Richard Henderson
1
-21
/
+27
[next]