index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-16
target/arm: Fix mte page crossing test
Richard Henderson
1
-1
/
+1
2021-06-15
target/arm: Diagnose UNALLOCATED in disas_simd_three_reg_same_fp16
Richard Henderson
1
-30
/
+48
2021-06-15
target/arm: Remove fprintf from disas_simd_mod_imm
Richard Henderson
1
-1
/
+0
2021-06-15
target/arm: Diagnose UNALLOCATED in disas_simd_two_reg_misc_fp16
Richard Henderson
1
-2
/
+2
2021-06-08
Merge remote-tracking branch 'remotes/alistair/tags/pull-riscv-to-apply-20210...
Peter Maydell
13
-104
/
+1028
2021-06-08
target/riscv: rvb: add b-ext version cpu option
Frank Chang
2
-0
/
+26
2021-06-08
target/riscv: rvb: support and turn on B-extension from command line
Kito Cheng
2
-0
/
+5
2021-06-08
target/riscv: rvb: add/shift with prefix zero-extend
Kito Cheng
3
-0
/
+35
2021-06-08
target/riscv: rvb: address calculation
Kito Cheng
3
-0
/
+62
2021-06-08
target/riscv: rvb: generalized or-combine
Frank Chang
5
-0
/
+64
2021-06-08
target/riscv: rvb: generalized reverse
Frank Chang
6
-0
/
+132
2021-06-08
target/riscv: rvb: rotate (left/right)
Kito Cheng
3
-0
/
+81
2021-06-08
target/riscv: rvb: shift ones
Kito Cheng
3
-0
/
+74
2021-06-08
target/riscv: rvb: single-bit instructions
Frank Chang
3
-0
/
+175
2021-06-08
target/riscv: add gen_shifti() and gen_shiftiw() helper functions
Frank Chang
2
-50
/
+43
2021-06-08
target/riscv: rvb: sign-extend instructions
Kito Cheng
2
-0
/
+15
2021-06-08
target/riscv: rvb: min/max instructions
Kito Cheng
2
-0
/
+28
2021-06-08
target/riscv: rvb: pack two words into one register
Kito Cheng
3
-0
/
+78
2021-06-08
target/riscv: rvb: logic-with-negate
Kito Cheng
2
-0
/
+21
2021-06-08
target/riscv: rvb: count bits set
Frank Chang
3
-0
/
+21
2021-06-08
target/riscv: rvb: count leading/trailing zeros
Kito Cheng
4
-1
/
+93
2021-06-08
target/riscv: reformat @sh format encoding for B-extension
Kito Cheng
1
-5
/
+5
2021-06-08
target/riscv: Pass the same value to oprsz and maxsz.
LIU Zhiwei
1
-39
/
+50
2021-06-08
target/riscv/pmp: Add assert for ePMP operations
Alistair Francis
1
-0
/
+4
2021-06-08
target/riscv: Dump CSR mscratch/sscratch/satp
Changbin Du
1
-2
/
+5
2021-06-08
target/riscv: Remove unnecessary riscv_*_names[] declaration
Bin Meng
2
-4
/
+2
2021-06-08
target/riscv: Do not include 'pmp.h' in user emulation
Philippe Mathieu-Daudé
1
-0
/
+2
2021-06-08
target/riscv: fix wfi exception behavior
Jose Martins
2
-3
/
+9
2021-06-05
target/mips: Fix 'Uncoditional' typo
Philippe Mathieu-Daudé
1
-3
/
+3
2021-06-05
target/hppa: Remove unused 'memory.h' header
Philippe Mathieu-Daudé
1
-1
/
+0
2021-06-05
target/nios2: fix page-fit instruction count
Pavel Dovgalyuk
1
-1
/
+1
2021-06-05
target/riscv: Do not include 'pmp.h' in user emulation
Philippe Mathieu-Daudé
1
-0
/
+2
2021-06-04
i386: run accel_cpu_instance_init as post_init
Claudio Fontana
1
-3
/
+7
2021-06-04
i386: reorder call to cpu_exec_realizefn
Claudio Fontana
2
-30
/
+61
2021-06-04
target/i386: Fix decode of cr8
Richard Henderson
1
-0
/
+1
2021-06-04
target/i386: tcg: fix switching from 16-bit to 32-bit tasks or vice versa
Paolo Bonzini
1
-1
/
+1
2021-06-04
target/i386: tcg: fix loading of registers from 16-bit TSS
Paolo Bonzini
1
-14
/
+11
2021-06-04
target/i386: tcg: fix segment register offsets for 16-bit TSS
Paolo Bonzini
1
-2
/
+2
2021-06-03
softfloat: Introduce Floatx80RoundPrec
Richard Henderson
3
-93
/
+126
2021-06-03
hvf: Simplify post reset/init/loadvm hooks
Alexander Graf
1
-1
/
+4
2021-06-03
hvf: Introduce hvf vcpu struct
Alexander Graf
8
-234
/
+236
2021-06-03
hvf: Remove hvf-accel-ops.h
Alexander Graf
1
-2
/
+0
2021-06-03
hvf: Use cpu_synchronize_state()
Alexander Graf
1
-5
/
+4
2021-06-03
hvf: Split out common code on vcpu init and destroy
Alexander Graf
1
-21
/
+2
2021-06-03
hvf: Move hvf internal definitions into common header
Alexander Graf
1
-30
/
+1
2021-06-03
hvf: Move cpu functions into common directory
Alexander Graf
3
-306
/
+0
2021-06-03
hvf: Move vcpu thread functions into common directory
Alexander Graf
4
-171
/
+1
2021-06-03
hvf: Move assert_hvf_ok() into common directory
Alexander Graf
1
-32
/
+1
2021-06-03
target/arm: Enable BFloat16 extensions
Richard Henderson
3
-0
/
+7
2021-06-03
target/arm: Implement bfloat widening fma (indexed)
Richard Henderson
7
-1
/
+82
[next]