index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2020-12-10
s390x: do not use ram_size global
Paolo Bonzini
3
-5
/
+12
2020-12-10
m68k: do not use ram_size global
Paolo Bonzini
1
-2
/
+3
2020-12-10
arm: do not use ram_size global
Paolo Bonzini
1
-1
/
+2
2020-12-10
WHPX: support for the kernel-irqchip on/off
Sunil Muthuswamy
5
-35
/
+543
2020-12-10
target/i386: seg_helper: Correct segment selector nullification in the RET/IR...
Bin Meng
1
-1
/
+4
2020-12-10
target/i386: Support up to 32768 CPUs without IRQ remapping
David Woodhouse
3
-20
/
+64
2020-12-10
target/i386: fix operand order for PDEP and PEXT
Paolo Bonzini
1
-4
/
+4
2020-12-10
target/arm: Implement M-profile "minimal RAS implementation"
Peter Maydell
2
-0
/
+18
2020-12-10
target/arm: Implement CCR_S.TRD behaviour for SG insns
Peter Maydell
1
-0
/
+86
2020-12-10
hw/intc/armv7m_nvic: Support v8.1M CCR.TRD bit
Peter Maydell
1
-0
/
+2
2020-12-10
target/arm: Implement new v8.1M VLLDM and VLSTM encodings
Peter Maydell
2
-1
/
+26
2020-12-10
target/arm: Implement new v8.1M NOCP check for exception return
Peter Maydell
1
-1
/
+21
2020-12-10
target/arm: In v8.1M, don't set HFSR.FORCED on vector table fetch failures
Peter Maydell
1
-1
/
+5
2020-12-10
target/arm: For v8.1M, always clear R0-R3, R12, APSR, EPSR on exception entry
Peter Maydell
1
-4
/
+12
2020-12-10
hw/intc/armv7m_nvic: Update FPDSCR masking for v8.1M
Peter Maydell
2
-0
/
+8
2020-12-10
target/arm: Implement FPCXT_S fp system register
Peter Maydell
1
-0
/
+58
2020-12-10
target/arm: Factor out preserve-fp-state from full_vfp_access_check()
Peter Maydell
1
-18
/
+27
2020-12-10
target/arm: Use new FPCR_NZCV_MASK constant
Peter Maydell
1
-2
/
+2
2020-12-10
target/arm: Implement M-profile FPSCR_nzcvqc
Peter Maydell
2
-0
/
+40
2020-12-10
target/arm: Implement VLDR/VSTR system register
Peter Maydell
2
-0
/
+105
2020-12-10
target/arm: Move general-use constant expanders up in translate.c
Peter Maydell
1
-21
/
+25
2020-12-10
target/arm: Refactor M-profile VMSR/VMRS handling
Peter Maydell
2
-11
/
+168
2020-12-10
target/arm: Enforce M-profile VMRS/VMSR register restrictions
Peter Maydell
1
-1
/
+4
2020-12-10
target/arm: Implement CLRM instruction
Peter Maydell
2
-1
/
+43
2020-12-10
target/arm: Implement VSCCLRM insn
Peter Maydell
4
-11
/
+111
2020-12-10
target/arm: Don't clobber ID_PFR1.Security on M-profile cores
Peter Maydell
1
-1
/
+1
2020-12-10
target/arm: Implement v8.1M PXN extension
Peter Maydell
1
-1
/
+6
2020-11-24
ppc/translate: Implement lxvwsx opcode
LemonBoy
2
-0
/
+31
2020-11-23
target/arm: Make SYS_HEAPINFO work with RAM that doesn't start at 0
Peter Maydell
1
-4
/
+8
2020-11-23
target/arm: fix stage 2 page-walks in 32-bit emulation
RĂ©mi Denis-Courmont
1
-2
/
+2
2020-11-18
s390/kvm: fix diag318 propagation and reset functionality
Collin Walling
5
-5
/
+30
2020-11-18
hvf: Fix segment selector format
Jessica Clarke
1
-4
/
+4
2020-11-18
hvf: Gate RDTSCP on CPU_BASED2_RDTSCP, not just CPU_BASED_TSC_OFFSET
Jessica Clarke
1
-0
/
+4
2020-11-17
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20201117'...
Peter Maydell
1
-3
/
+0
2020-11-17
Merge remote-tracking branch 'remotes/huth-gitlab/tags/pull-request-2020-11-1...
Peter Maydell
1
-1
/
+2
2020-11-17
target/openrisc: Remove dead code attempting to check "is timer disabled"
Peter Maydell
1
-3
/
+0
2020-11-17
target/microblaze: Fix possible array out of bounds in mmu_write()
AlexChen
1
-1
/
+2
2020-11-16
target/i386: avoid theoretical leak on MCE injection
Paolo Bonzini
1
-6
/
+4
2020-11-16
kvm/i386: Set proper nested state format for SVM
Tom Lendacky
1
-4
/
+6
2020-11-15
nomaintainer: Fix Lesser GPL version number
Chetan Pant
5
-5
/
+5
2020-11-15
sparc tcg cpus: Fix Lesser GPL version number
Chetan Pant
12
-12
/
+12
2020-11-15
x86 hvf cpus: Fix Lesser GPL version number
Chetan Pant
17
-18
/
+18
2020-11-15
overall/alpha tcg cpus|hppa: Fix Lesser GPL version number
Chetan Pant
18
-18
/
+18
2020-11-15
arm tcg cpus: Fix Lesser GPL version number
Chetan Pant
30
-30
/
+30
2020-11-15
x86 tcg cpus: Fix Lesser GPL version number
Chetan Pant
21
-21
/
+21
2020-11-15
tricore tcg cpus: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-11-15
xtensa tcg cpus: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-11-15
microblaze tcg cpus: Fix Lesser GPL version number
Chetan Pant
8
-8
/
+8
2020-11-15
cris tcg cpus: Fix Lesser GPL version number
Chetan Pant
10
-10
/
+10
2020-11-15
powerpc tcg: Fix Lesser GPL version number
Chetan Pant
24
-24
/
+24
[next]