index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2022-12-15
Merge tag 'pull-request-2022-12-15' of https://gitlab.com/thuth/qemu into sta...
Peter Maydell
4
-11
/
+21
2022-12-15
Merge tag 'pull-target-arm-20221215-1' of https://git.linaro.org/people/pmayd...
Peter Maydell
6
-53
/
+196
2022-12-15
target/arm: Restrict arm_cpu_exec_interrupt() to TCG accelerator
Philippe Mathieu-Daudé
1
-2
/
+3
2022-12-15
hw/misc: Move some arm-related files from specific_ss into softmmu_ss
Thomas Huth
1
-4
/
+4
2022-12-15
target/s390x: The MVCP and MVCS instructions are not privileged
Thomas Huth
4
-10
/
+20
2022-12-15
target/s390x/tcg/mem_helper: Test the right bits in psw_key_valid()
Thomas Huth
1
-1
/
+1
2022-12-15
target/arm: Report FEAT_EVT for TCG '-cpu max'
Peter Maydell
2
-0
/
+2
2022-12-15
target/arm: Implement HCR_EL2.TID4 traps
Peter Maydell
1
-8
/
+9
2022-12-15
target/arm: Implement HCR_EL2.TICAB,TOCU traps
Peter Maydell
1
-13
/
+23
2022-12-15
target/arm: Implement HCR_EL2.TTLBOS traps
Peter Maydell
1
-10
/
+23
2022-12-15
target/arm: Implement HCR_EL2.TTLBIS traps
Peter Maydell
1
-16
/
+27
2022-12-15
target/arm: Allow relevant HCR bits to be written for FEAT_EVT
Peter Maydell
2
-0
/
+36
2022-12-15
target/arm: Add Cortex-A55 CPU
Timofey Kutergin
1
-0
/
+69
2022-12-15
Merge tag 'pull-misc-2022-12-14' of https://repo.or.cz/qemu/armbru into staging
Peter Maydell
7
-48
/
+16
2022-12-14
qapi machine: Elide redundant has_FOO in generated C
Markus Armbruster
4
-8
/
+2
2022-12-14
cleanup: Tweak and re-run return_directly.cocci
Markus Armbruster
5
-43
/
+14
2022-12-14
qapi: Use returned bool to check for failure (again)
Markus Armbruster
1
-4
/
+1
2022-12-14
Drop more useless casts from void * to pointer
Markus Armbruster
1
-1
/
+1
2022-12-04
Merge tag 'pull-request-2022-12-04' of https://gitlab.com/thuth/qemu into sta...
Stefan Hajnoczi
2
-1
/
+8
2022-12-04
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Stefan Hajnoczi
2
-16
/
+21
2022-12-03
target/s390x/tcg: Fix and improve the SACF instruction
Thomas Huth
2
-1
/
+8
2022-12-01
target/i386: Always completely initialize TranslateFault
Richard Henderson
1
-15
/
+19
2022-12-01
target/i386: allow MMX instructions with CR4.OSFXSR=0
Paolo Bonzini
1
-1
/
+2
2022-11-29
target/arm: Set TCGCPUOps.restore_state_to_opc for v7m
Evgeny Ermakov
3
-3
/
+8
2022-11-22
target/arm: Use signed quantity to represent VMSAv8-64 translation level
Ard Biesheuvel
1
-2
/
+2
2022-11-22
target/arm: Don't do two-stage lookup if stage 2 is disabled
Peter Maydell
1
-3
/
+4
2022-11-21
target/arm: Limit LPA2 effective output address when TCR.DS == 0
Ard Biesheuvel
1
-0
/
+8
2022-11-17
Merge tag 'pull-ppc-20221117' of https://gitlab.com/danielhb/qemu into staging
Stefan Hajnoczi
2
-0
/
+4
2022-11-17
target/ppc: Fix build warnings when building with 'disable-tcg'
Vaibhav Jain
2
-0
/
+4
2022-11-16
s390x: Fix spelling errors
Thomas Huth
7
-11
/
+11
2022-11-15
target/i386: hardcode R_EAX as destination register for LAHF/SAHF
Paolo Bonzini
1
-2
/
+2
2022-11-15
target/i386: fix cmpxchg with 32-bit register destination
Paolo Bonzini
1
-26
/
+56
2022-11-08
Merge tag 'mips-20221108' of https://github.com/philmd/qemu into staging
Stefan Hajnoczi
4
-8
/
+18
2022-11-08
target/mips: Don't check COP1X for 64 bit FP mode
Jiaxun Yang
1
-1
/
+1
2022-11-08
target/mips: Disable DSP ASE for Octeon68XX
Jiaxun Yang
1
-2
/
+2
2022-11-08
target/mips: Enable LBX/LWX/* instructions for Octeon
Pavel Dovgalyuk
1
-4
/
+8
2022-11-08
target/mips: Cast offset field of Octeon BBIT to int16_t
Jiaxun Yang
1
-1
/
+1
2022-11-08
target/mips: Set CP0St_{KX, SX, UX} for Loongson-2F
Jiaxun Yang
1
-0
/
+6
2022-11-07
Merge tag 'pull-loongarch-20221107' of https://gitlab.com/gaosong/qemu into s...
Stefan Hajnoczi
6
-17
/
+19
2022-11-07
target/loongarch: Fix return value of CHECK_FPE
Rui Wang
1
-1
/
+1
2022-11-07
target/loongarch: Separate the hardware flags into MMU index and PLV
Rui Wang
5
-16
/
+18
2022-11-05
target/tricore: Rename csfr.def -> csfr.h.inc
Philippe Mathieu-Daudé
2
-2
/
+2
2022-11-05
target/s390x: Rename insn-data/format.def -> insn-data/format.h.inc
Philippe Mathieu-Daudé
3
-6
/
+6
2022-11-05
target/m68k: Rename qregs.def -> qregs.h.inc
Philippe Mathieu-Daudé
2
-2
/
+2
2022-11-04
Merge tag 'pull-target-arm-20221104' of https://git.linaro.org/people/pmaydel...
Stefan Hajnoczi
3
-40
/
+78
2022-11-04
target/arm: Two fixes for secure ptw
Richard Henderson
1
-7
/
+8
2022-11-04
target/arm: Honor HCR_E2H and HCR_TGE in ats_write64()
Ake Koomsin
1
-6
/
+9
2022-11-04
target/arm: Copy the entire vector in DO_ZIP
Richard Henderson
1
-2
/
+2
2022-11-04
target/arm: Fix Privileged Access Never (PAN) for aarch32
Timofey Kutergin
2
-7
/
+41
2022-11-04
target/arm: Make TLBIOS and TLBIRANGE ops trap on HCR_EL2.TTLB
Peter Maydell
1
-18
/
+18
[next]