index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2021-06-08
target/riscv: Remove unnecessary riscv_*_names[] declaration
Bin Meng
2
-4
/
+2
2021-06-08
target/riscv: Do not include 'pmp.h' in user emulation
Philippe Mathieu-Daudé
1
-0
/
+2
2021-06-08
target/riscv: fix wfi exception behavior
Jose Martins
2
-3
/
+9
2021-06-05
target/mips: Fix 'Uncoditional' typo
Philippe Mathieu-Daudé
1
-3
/
+3
2021-06-05
target/hppa: Remove unused 'memory.h' header
Philippe Mathieu-Daudé
1
-1
/
+0
2021-06-05
target/nios2: fix page-fit instruction count
Pavel Dovgalyuk
1
-1
/
+1
2021-06-05
target/riscv: Do not include 'pmp.h' in user emulation
Philippe Mathieu-Daudé
1
-0
/
+2
2021-06-04
i386: run accel_cpu_instance_init as post_init
Claudio Fontana
1
-3
/
+7
2021-06-04
i386: reorder call to cpu_exec_realizefn
Claudio Fontana
2
-30
/
+61
2021-06-04
target/i386: Fix decode of cr8
Richard Henderson
1
-0
/
+1
2021-06-04
target/i386: tcg: fix switching from 16-bit to 32-bit tasks or vice versa
Paolo Bonzini
1
-1
/
+1
2021-06-04
target/i386: tcg: fix loading of registers from 16-bit TSS
Paolo Bonzini
1
-14
/
+11
2021-06-04
target/i386: tcg: fix segment register offsets for 16-bit TSS
Paolo Bonzini
1
-2
/
+2
2021-06-03
softfloat: Introduce Floatx80RoundPrec
Richard Henderson
3
-93
/
+126
2021-06-03
hvf: Simplify post reset/init/loadvm hooks
Alexander Graf
1
-1
/
+4
2021-06-03
hvf: Introduce hvf vcpu struct
Alexander Graf
8
-234
/
+236
2021-06-03
hvf: Remove hvf-accel-ops.h
Alexander Graf
1
-2
/
+0
2021-06-03
hvf: Use cpu_synchronize_state()
Alexander Graf
1
-5
/
+4
2021-06-03
hvf: Split out common code on vcpu init and destroy
Alexander Graf
1
-21
/
+2
2021-06-03
hvf: Move hvf internal definitions into common header
Alexander Graf
1
-30
/
+1
2021-06-03
hvf: Move cpu functions into common directory
Alexander Graf
3
-306
/
+0
2021-06-03
hvf: Move vcpu thread functions into common directory
Alexander Graf
4
-171
/
+1
2021-06-03
hvf: Move assert_hvf_ok() into common directory
Alexander Graf
1
-32
/
+1
2021-06-03
target/arm: Enable BFloat16 extensions
Richard Henderson
3
-0
/
+7
2021-06-03
target/arm: Implement bfloat widening fma (indexed)
Richard Henderson
7
-1
/
+82
2021-06-03
target/arm: Implement bfloat widening fma (vector)
Richard Henderson
7
-4
/
+73
2021-06-03
target/arm: Implement bfloat16 matrix multiply accumulate
Richard Henderson
7
-3
/
+81
2021-06-03
target/arm: Implement bfloat16 dot product (indexed)
Richard Henderson
7
-9
/
+80
2021-06-03
target/arm: Implement bfloat16 dot product (vector)
Richard Henderson
7
-0
/
+89
2021-06-03
target/arm: Implement vector float32 to bfloat16 conversion
Richard Henderson
9
-0
/
+95
2021-06-03
target/arm: Implement scalar float32 to bfloat16 conversion
Richard Henderson
5
-0
/
+51
2021-06-03
target/arm: Unify unallocated path in disas_fp_1src
Richard Henderson
1
-9
/
+6
2021-06-03
target/arm: Add isar_feature_{aa32, aa64, aa64_sve}_bf16
Richard Henderson
1
-0
/
+15
2021-06-03
target/arm: use raise_exception_ra for stack limit exception
Jamie Iles
2
-10
/
+4
2021-06-03
target/arm: use raise_exception_ra for MTE check failure
Jamie Iles
1
-9
/
+3
2021-06-03
target/arm: fold do_raise_exception into raise_exception
Jamie Iles
1
-10
/
+2
2021-06-03
target/arm: fix missing exception class
Jamie Iles
1
-2
/
+9
2021-06-03
target/arm: Mark LDS{MIN,MAX} as signed operations
Richard Henderson
1
-3
/
+10
2021-06-03
target/arm: Allow board models to specify initial NS VTOR
Peter Maydell
2
-0
/
+12
2021-06-03
target/arm: Make FPSCR.LTPSIZE writable for MVE
Peter Maydell
3
-4
/
+9
2021-06-03
target/arm: Implement M-profile VPR register
Peter Maydell
3
-0
/
+63
2021-06-03
target/arm: Fix return values in fp_sysreg_checks()
Peter Maydell
1
-3
/
+3
2021-06-03
target/arm: Add MVE check to VMOV_reg_sp and VMOV_reg_dp
Peter Maydell
1
-2
/
+13
2021-06-03
target/arm: Move fpsp/fpdp isar check into callers of do_vfp_2op_sp/dp
Peter Maydell
1
-18
/
+19
2021-06-03
target/arm: Update feature checks for insns which are "MVE or FP"
Peter Maydell
1
-19
/
+29
2021-06-03
target/arm: Add isar feature check functions for MVE
Peter Maydell
1
-0
/
+22
2021-06-03
target/ppc: fix single-step exception regression
Luis Pires
1
-3
/
+2
2021-06-03
target/ppc: Move cmp/cmpi/cmpl/cmpli to decodetree
Matheus Ferst
3
-52
/
+45
2021-06-03
target/ppc: Move addpcis to decodetree
Matheus Ferst
3
-9
/
+13
2021-06-03
target/ppc: Implement vcfuged instruction
Matheus Ferst
3
-0
/
+64
[prev]
[next]