index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-08
Fix 'writeable' typos
Peter Maydell
8
-11
/
+11
2022-06-08
target/arm: Implement FEAT_DoubleFault
Peter Maydell
3
-2
/
+43
2022-06-08
target/arm: Declare support for FEAT_RASv1p1
Peter Maydell
1
-0
/
+1
2022-06-06
target/loongarch: Add gdb support.
Xiaojuan Yang
4
-0
/
+95
2022-06-06
hw/loongarch: Add LoongArch load elf function.
Xiaojuan Yang
1
-0
/
+2
2022-06-06
hw/loongarch: Add support loongson3 virt machine type.
Xiaojuan Yang
3
-0
/
+5
2022-06-06
target/loongarch: Add timer related instructions support.
Xiaojuan Yang
6
-0
/
+56
2022-06-06
target/loongarch: Add other core instructions support
Xiaojuan Yang
7
-0
/
+233
2022-06-06
target/loongarch: Add TLB instruction support
Xiaojuan Yang
5
-0
/
+499
2022-06-06
target/loongarch: Add LoongArch IOCSR instruction
Xiaojuan Yang
8
-0
/
+197
2022-06-06
target/loongarch: Add LoongArch CSR instruction
Xiaojuan Yang
7
-1
/
+484
2022-06-06
target/loongarch: Add constant timer support
Xiaojuan Yang
5
-0
/
+77
2022-06-06
target/loongarch: Add LoongArch interrupt and exception handle
Xiaojuan Yang
3
-0
/
+234
2022-06-06
target/loongarch: Add MMU support for LoongArch CPU.
Xiaojuan Yang
7
-1
/
+418
2022-06-06
target/loongarch: Implement qmp_query_cpu_definitions()
Xiaojuan Yang
1
-0
/
+26
2022-06-06
target/loongarch: Add basic vmstate description of CPU.
Xiaojuan Yang
4
-0
/
+94
2022-06-06
target/loongarch: Add CSRs definition
Xiaojuan Yang
3
-0
/
+313
2022-06-06
target/loongarch: Add system emulation introduction
Xiaojuan Yang
1
-0
/
+54
2022-06-06
target/loongarch: Add target build suport
Song Gao
2
-0
/
+20
2022-06-06
target/loongarch: Add disassembler
Song Gao
1
-0
/
+610
2022-06-06
target/loongarch: Add branch instruction translation
Song Gao
3
-0
/
+112
2022-06-06
target/loongarch: Add floating point load/store instruction translation
Song Gao
3
-0
/
+178
2022-06-06
target/loongarch: Add floating point move instruction translation
Song Gao
5
-0
/
+203
2022-06-06
target/loongarch: Add floating point conversion instruction translation
Song Gao
5
-0
/
+488
2022-06-06
target/loongarch: Add floating point comparison instruction translation
Song Gao
6
-0
/
+139
2022-06-06
target/loongarch: Add floating point arithmetic instruction translation
Song Gao
7
-0
/
+611
2022-06-06
target/loongarch: Add fixed point extra instruction translation
Song Gao
5
-0
/
+118
2022-06-06
target/loongarch: Add fixed point atomic instruction translation
Song Gao
4
-1
/
+159
2022-06-06
target/loongarch: Add fixed point load/store instruction translation
Song Gao
5
-0
/
+308
2022-06-06
target/loongarch: Add fixed point bit instruction translation
Song Gao
5
-0
/
+277
2022-06-06
target/loongarch: Add fixed point shift instruction translation
Song Gao
3
-0
/
+129
2022-06-06
target/loongarch: Add fixed point arithmetic instruction translation
Song Gao
4
-0
/
+485
2022-06-06
target/loongarch: Add main translation routines
Song Gao
4
-0
/
+214
2022-06-06
target/loongarch: Add core definition
Song Gao
4
-0
/
+606
2022-06-06
target/loongarch: Add README
Song Gao
1
-0
/
+10
2022-06-06
x86: cpu: fixup number of addressable IDs for logical processors sharing cache
Igor Mammedov
1
-4
/
+16
2022-06-06
x86: cpu: make sure number of addressable IDs for processor cores meets the spec
Igor Mammedov
1
-1
/
+1
2022-06-06
target/i386: Fix wrong count setting
Yang Zhong
1
-1
/
+1
2022-06-06
target/i386/tcg: Fix masking of real-mode addresses with A20 bit
Stephen Michael Jothen
1
-1
/
+3
2022-06-03
target/s390x: kvm: Honor storage keys during emulation
Janis Schoetterl-Glausch
1
-0
/
+9
2022-06-02
s390: Typo fix FLOATING_POINT_SUPPPORT_ENH
Dr. David Alan Gilbert
3
-8
/
+8
2022-06-02
Merge tag 'm68k-for-7.1-pull-request' of https://github.com/vivier/qemu-m68k ...
Richard Henderson
5
-144
/
+250
2022-06-02
target/m68k: Mark helper_raise_exception as noreturn
Richard Henderson
2
-3
/
+4
2022-06-02
target/m68k: Implement FTRAPcc
Richard Henderson
1
-0
/
+30
2022-06-02
target/m68k: Implement TRAPV
Richard Henderson
1
-0
/
+9
2022-06-02
target/m68k: Implement TPF in terms of TRAPcc
Richard Henderson
1
-17
/
+2
2022-06-02
target/m68k: Implement TRAPcc
Richard Henderson
4
-5
/
+53
2022-06-02
target/m68k: Fix stack frame for EXCP_ILLEGAL
Richard Henderson
1
-1
/
+4
2022-06-02
target/m68k: Fix address argument for EXCP_TRACE
Richard Henderson
2
-18
/
+33
2022-06-02
target/m68k: Fix pc, c flag, and address argument for EXCP_DIV0
Richard Henderson
3
-42
/
+51
[next]