aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2021-05-04target/ppc: Add POWER10 exception modelNicholas Piggin5-7/+59
2021-05-04target/ppc: rework AIL logic in interrupt deliveryNicholas Piggin3-69/+106
2021-05-04target/ppc: move opcode table logic to translate.cBruno Larsen (billionai)3-390/+403
2021-05-04target/ppc: code motion from translate_init.c.inc to gdbstub.cBruno Larsen (billionai)3-253/+264
2021-05-04ppc: Rename current DAWR macros and variablesRavi Bangoria2-4/+4
2021-05-04target/ppc: POWER10 supports scvNicholas Piggin1-1/+1
2021-05-04target/ppc: Fix POWER9 radix guest HV interrupt AIL behaviourNicholas Piggin1-4/+13
2021-05-04target/ppc: Validate hflags with CONFIG_DEBUG_TCGRichard Henderson2-2/+32
2021-05-04target/ppc: Remove env->immu_idx and env->dmmu_idxRichard Henderson6-56/+56
2021-05-04target/ppc: Remove MSR_SA and MSR_AP from hflagsRichard Henderson2-9/+5
2021-05-04target/ppc: Put LPCR[GTSE] in hflagsRichard Henderson4-1/+8
2021-05-04target/ppc: Create helper_scvRichard Henderson3-13/+17
2021-05-04target/ppc: Put dbcr0 single-step bits into hflagsRichard Henderson3-18/+20
2021-05-04target/ppc: Reduce env->hflags to uint32_tRichard Henderson3-4/+4
2021-05-04target/ppc: Disconnect hflags from MSRRichard Henderson3-50/+95
2021-05-04target/ppc: Extract post_load_update_msrRichard Henderson1-16/+14
2021-05-04target/ppc: Fix comment for MSR_FE{0,1}Richard Henderson1-2/+2
2021-05-04target/ppc: Retain hflags_nmsr only for migrationRichard Henderson3-7/+8
2021-05-04target/ppc: Do not call hreg_compute_mem_idx after ppc_store_msrRichard Henderson1-6/+1
2021-05-04target/ppc: Properly sync cpu state with new msr in cpu_load_oldRichard Henderson1-2/+11
2021-05-04target/ppc: Move 601 hflags adjustment to hreg_compute_hflagsRichard Henderson4-9/+18
2021-05-04target/ppc: Move helper_regs.h functions out-of-lineRichard Henderson4-176/+207
2021-05-01Hexagon (target/hexagon) CABAC decode binTaylor Simpson6-0/+165
2021-05-01Hexagon (target/hexagon) load into shifted register instructionsTaylor Simpson3-0/+88
2021-05-01Hexagon (target/hexagon) load and unpack bytes instructionsTaylor Simpson5-0/+186
2021-05-01Hexagon (target/hexagon) bit reverse (brev) addressingTaylor Simpson7-0/+50
2021-05-01Hexagon (target/hexagon) circular addressingTaylor Simpson7-23/+346
2021-05-01Hexagon (target/hexagon) add A4_addp_c/A4_subp_cTaylor Simpson4-0/+65
2021-05-01Hexagon (target/hexagon) add A6_vminub_RdPTaylor Simpson4-0/+60
2021-05-01Hexagon (target/hexagon) add A5_ACS (vacsh)Taylor Simpson5-0/+60
2021-05-01Hexagon (target/hexagon) add F2_sfinvsqrtaTaylor Simpson7-1/+77
2021-05-01Hexagon (target/hexagon) add F2_sfrecipa instructionTaylor Simpson7-3/+101
2021-05-01Hexagon (target/hexagon) compile all debug codeTaylor Simpson6-94/+81
2021-05-01Hexagon (target/hexagon) move QEMU_GENERATE to only be on during macros.hTaylor Simpson1-1/+2
2021-05-01Hexagon (target/hexagon) cleanup reg_field_info definitionTaylor Simpson2-4/+3
2021-05-01Hexagon (target/hexagon) cleanup ternary operators in semanticsTaylor Simpson1-6/+6
2021-05-01Hexagon (target/hexagon) use softfloat for float-to-int conversionsTaylor Simpson6-259/+136
2021-05-01Hexagon (target/hexagon) replace float32_mul_pow2 with float32_scalbnTaylor Simpson1-17/+11
2021-05-01Hexagon (target/hexagon) use softfloat default NaN and tininessTaylor Simpson2-47/+5
2021-05-01Hexagon (target/hexagon) change type of softfloat_roundingmodesTaylor Simpson1-1/+1
2021-05-01Hexagon (target/hexagon) remove unused carry_from_add64 functionTaylor Simpson3-16/+0
2021-05-01Hexagon (target/hexagon) change variables from int to bool when appropriateTaylor Simpson6-59/+60
2021-05-01Hexagon (target/hexagon) decide if pred has been written at TCG gen timeTaylor Simpson4-10/+25
2021-05-01Hexagon (target/hexagon) properly generate TB end for DISAS_NORETURNTaylor Simpson2-32/+33
2021-05-01Hexagon (target/hexagon) use env_archcpu and env_cpuTaylor Simpson4-9/+4
2021-05-01Hexagon (target/hexagon) remove unnecessary inline directivesTaylor Simpson5-47/+46
2021-05-01Hexagon (target/hexagon) cleanup gen_log_predicated_reg_write_pairTaylor Simpson1-14/+13
2021-05-01Hexagon (target/hexagon) TCG generation cleanupTaylor Simpson1-5/+9
2021-05-01target/hexagon: remove unnecessary semicolonsTaylor Simpson1-2/+2
2021-05-01target/hexagon: fix typo in commentTaylor Simpson1-1/+1