index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-05
target/arm:Set lg_page_size to 0 if either S1 or S2 asks for it
Peter Maydell
1
-3
/
+13
2023-01-04
target/riscv: Use QEMU_IOTHREAD_LOCK_GUARD in riscv_cpu_update_mip
Richard Henderson
1
-9
/
+1
2023-01-04
target/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in cpu_interrupt_exittb
Richard Henderson
1
-10
/
+4
2023-01-04
target/ppc: Use QEMU_IOTHREAD_LOCK_GUARD in ppc_maybe_interrupt
Richard Henderson
1
-10
/
+1
2022-12-21
target/ppc: Check DEXCR on hash{st, chk} instructions
Nicholas Miehlbradt
1
-15
/
+43
2022-12-21
target/ppc: Implement the DEXCR and HDEXCR
Nicholas Miehlbradt
4
-0
/
+64
2022-12-21
target/ppc/mmu_common: Fix table layout of "info tlb" HMP command
Bernhard Beschow
1
-1
/
+1
2022-12-21
target/ppc/mmu_common: Log which effective address had no TLB entry found
Bernhard Beschow
1
-1
/
+2
2022-12-21
target/ppc/kvm: Add missing "cpu.h" and "exec/hwaddr.h"
Philippe Mathieu-Daudé
1
-0
/
+3
2022-12-19
target/hppa: Fix fid instruction emulation
Helge Deller
2
-4
/
+12
2022-12-19
target/hppa: Generate illegal instruction exception for 64-bit instructions
Helge Deller
1
-2
/
+10
2022-12-19
Merge tag 'pull-misc-20221218' of https://gitlab.com/rth7680/qemu into staging
Peter Maydell
2
-2
/
+2
2022-12-18
target/tricore: Fix gdbstub write to address registers
Richard Henderson
1
-1
/
+1
2022-12-18
target/sh4: Mask restore of env->flags from tb->flags
Guenter Roeck
1
-1
/
+1
2022-12-18
Merge tag 'pull-hex-20221216-1' of https://github.com/quic/qemu into staging
Peter Maydell
28
-203
/
+7030
2022-12-16
target/hexagon: call idef-parser functions
Alessandro Di Federico
5
-34
/
+154
2022-12-16
target/hexagon: import parser for idef-parser
Anton Johansson
4
-0
/
+3730
2022-12-16
target/hexagon: import lexer for idef-parser
Paolo Montesel
3
-0
/
+730
2022-12-16
target/hexagon: prepare input for the idef-parser
Alessandro Di Federico
4
-0
/
+314
2022-12-16
target/hexagon: introduce new helper functions
Niccolò Izzo
3
-2
/
+166
2022-12-16
target/hexagon: make helper functions non-static
Paolo Montesel
4
-35
/
+99
2022-12-16
target/hexagon: make slot number an unsigned
Paolo Montesel
2
-12
/
+14
2022-12-16
target/hexagon: import README for idef-parser
Alessandro Di Federico
2
-0
/
+727
2022-12-16
Hexagon (target/hexagon) Use direct block chaining for tight loops
Taylor Simpson
5
-5
/
+129
2022-12-16
Hexagon (target/hexagon) Use direct block chaining for direct jump/branch
Taylor Simpson
3
-2
/
+46
2022-12-16
Hexagon (target/hexagon) Add overrides for various forms of jump
Taylor Simpson
2
-0
/
+244
2022-12-16
Hexagon (target/hexagon) Add overrides for compound compare and jump
Taylor Simpson
2
-0
/
+267
2022-12-16
Hexagon (target/hexagon) Add overrides for direct call instructions
Taylor Simpson
2
-0
/
+63
2022-12-16
Hexagon (target/hexagon) Remove next_PC from runtime state
Taylor Simpson
10
-12
/
+65
2022-12-16
Hexagon (target/hexagon) Remove PC from the runtime state
Taylor Simpson
8
-10
/
+25
2022-12-16
Hexagon (target/hexagon) Only use branch_taken when packet has multi cof
Taylor Simpson
9
-16
/
+51
2022-12-16
Hexagon (target/hexagon) Add overrides for S2_asr_r_r_sat/S2_asl_r_r_sat
Taylor Simpson
2
-1
/
+113
2022-12-16
Hexagon (target/hexagon) Fix predicated assignment to .tmp and .cur
Taylor Simpson
2
-0
/
+18
2022-12-16
Hexagon (target/hexagon) Add pkt and insn to DisasContext
Taylor Simpson
8
-88
/
+89
2022-12-16
target/xtensa: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/tricore: Convert to 3-phase reset
Peter Maydell
2
-5
/
+9
2022-12-16
target/sparc: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/sh4: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/rx: Convert to 3-phase reset
Peter Maydell
2
-7
/
+10
2022-12-16
target/riscv: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/ppc: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/openrisc: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/nios2: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/mips: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/microblaze: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/m68k: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/loongarch: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/i386: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
2022-12-16
target/hexagon: Convert to 3-phase reset
Peter Maydell
2
-5
/
+9
2022-12-16
target/cris: Convert to 3-phase reset
Peter Maydell
2
-6
/
+10
[prev]
[next]