aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2018-07-10target/arm: Use correct mmu_idx for exception-return unstackingPeter Maydell1-1/+3
2018-07-09target/sh4: Fix translator.c assertion failure for gUSARichard Henderson1-37/+44
2018-07-09target/arm: Fix do_predset for large VLRichard Henderson1-8/+2
2018-07-09target/arm: Suppress Coverity warning for PRFRichard Henderson1-2/+2
2018-07-07target/ppc: fix build on ppc64 hostLaurent Vivier1-1/+1
2018-07-06i386: fix '-cpu ?' output for host cpu typeGreg Kurz1-7/+7
2018-07-03Merge remote-tracking branch 'remotes/shorne/tags/pull-or-20180703' into stagingPeter Maydell12-595/+502
2018-07-03Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-3.0-20180703' into...Peter Maydell9-341/+541
2018-07-03target/openrisc: Fix writes to interrupt mask registerStafford Horne1-1/+1
2018-07-03target/openrisc: Fix delay slot exception flag to match specStafford Horne1-7/+12
2018-07-03linux-user: Implement signals for openriscRichard Henderson1-0/+1
2018-07-03target/openrisc: Reorg tlb lookupRichard Henderson2-170/+88
2018-07-03target/ppc: Relax reserved bitmask of indexed store instructionsBALATON Zoltan1-1/+1
2018-07-03target/ppc: set is_jmp on ppc_tr_breakpoint_checkEmilio G. Cota1-0/+1
2018-07-03target/ppc/kvm: don't pass cpu to kvm_get_smmu_info()Greg Kurz1-9/+8
2018-07-03target/ppc/kvm: get rid of kvm_get_fallback_smmu_info()Greg Kurz1-97/+20
2018-07-03fpu_helper.c: fix setting FPSCR[FI] bitJohn Arbuckle1-0/+8
2018-07-03target/ppc: Implement the rest of gen_st_atomicRichard Henderson1-1/+25
2018-07-03target/ppc: Implement the rest of gen_ld_atomicRichard Henderson1-4/+79
2018-07-03target/ppc: Use atomic min/max helpersRichard Henderson1-3/+19
2018-07-03target/ppc: Use MO_ALIGN for EXIWX and ECOWXRichard Henderson1-21/+4
2018-07-03target/ppc: Split out gen_st_atomicRichard Henderson1-48/+49
2018-07-03target/ppc: Split out gen_ld_atomicRichard Henderson1-53/+52
2018-07-03target/ppc: Split out gen_load_lockedRichard Henderson1-17/+18
2018-07-03target/ppc: Tidy gen_conditional_storeRichard Henderson1-17/+11
2018-07-03target/ppc: Remove POWERPC_EXCP_STCXRichard Henderson2-19/+0
2018-07-03target/ppc: Use atomic cmpxchg for STQCXRichard Henderson3-33/+100
2018-07-03target/ppc: Use atomic store for STQRichard Henderson3-8/+45
2018-07-03target/ppc: Use atomic load for LQ and LQARXRichard Henderson4-25/+94
2018-07-03target/ppc: Add do_unaligned_access hookRichard Henderson3-1/+23
2018-07-02Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell12-48/+350
2018-07-03target/openrisc: Increase the TLB sizeRichard Henderson3-6/+7
2018-07-03target/openrisc: Stub out handle_mmu_fault for softmmuRichard Henderson1-30/+5
2018-07-03target/openrisc: Use identical sizes for ITLB and DTLBRichard Henderson4-18/+16
2018-07-03target/openrisc: Fix cpu_mmu_indexRichard Henderson6-32/+49
2018-07-03target/openrisc: Fix tlb flushing in mtsprRichard Henderson1-6/+15
2018-07-03target/openrisc: Reduce tlb to a single dimensionRichard Henderson4-32/+30
2018-07-03target/openrisc: Merge mmu_helper.c into mmu.cRichard Henderson3-41/+12
2018-07-03target/openrisc: Remove indirect function calls for mmuRichard Henderson7-119/+32
2018-07-03target/openrisc: Merge tlb allocation into CPUOpenRISCStateRichard Henderson6-49/+46
2018-07-03target/openrisc: Form the spr index from tcgRichard Henderson3-15/+14
2018-07-03target/openrisc: Exit the TB after l.mtsprRichard Henderson1-1/+16
2018-07-03target/openrisc: Split out is_userRichard Henderson1-15/+12
2018-07-03target/openrisc: Link more translation blocksRichard Henderson1-41/+55
2018-07-03target/openrisc: Fix singlestep_enabledRichard Henderson1-18/+17
2018-07-03target/openrisc: Use exit_tb instead of CPU_INTERRUPT_EXITTBRichard Henderson2-5/+4
2018-07-03target/openrisc: Remove DISAS_JUMP & DISAS_TB_JUMPRichard Henderson1-4/+0
2018-07-03target/openrisc: Log interruptsRichard Henderson1-5/+25
2018-07-03target/openrisc: Add print_insn_or1kRichard Henderson5-115/+179
2018-07-02i386/monitor.c: make addresses canonical for "info mem" and "info tlb"Doug Gale1-32/+44