aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2018-05-15Merge remote-tracking branch 'remotes/rth/tags/tgt-openrisc-pull-request' int...Peter Maydell5-1151/+1050
2018-05-14target/openrisc: Merge disas_openrisc_insnRichard Henderson1-9/+4
2018-05-14target/openrisc: Convert dec_floatRichard Henderson2-230/+149
2018-05-14target/openrisc: Convert dec_compiRichard Henderson2-58/+70
2018-05-14target/openrisc: Convert dec_compRichard Henderson2-62/+73
2018-05-14target/openrisc: Convert dec_MRichard Henderson2-28/+16
2018-05-14target/openrisc: Convert dec_logicRichard Henderson2-36/+32
2018-05-14target/openrisc: Convert dec_macRichard Henderson2-33/+27
2018-05-14target/openrisc: Convert dec_calcRichard Henderson2-169/+229
2018-05-14target/openrisc: Convert remainder of dec_misc insnsRichard Henderson2-153/+141
2018-05-14target/openrisc: Convert memory insnsRichard Henderson2-139/+160
2018-05-14target/openrisc: Convert branch insnsRichard Henderson2-78/+84
2018-05-14target/openrisc: Start conversion to decodetree.pyRichard Henderson3-43/+78
2018-05-14target-openrisc: Write back result before FPE exceptionRichard Henderson3-252/+126
2018-05-14Merge remote-tracking branch 'remotes/vivier/tags/m68k-for-2.13-pull-request'...Peter Maydell1-0/+1
2018-05-14m68k: fix floatx80_mod() (Coverity CID1390568)Laurent Vivier1-0/+1
2018-05-14target/s390x: Fix brace Werror with clang 6.0.0Richard Henderson1-1/+1
2018-05-14s390x: refactor reset/reipl handlingDavid Hildenbrand4-64/+31
2018-05-14Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into stagingPeter Maydell14-23/+98
2018-05-11Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20180510'...Peter Maydell9-188/+514
2018-05-11Merge remote-tracking branch 'remotes/rth/tags/cota-target-pull-request' into...Peter Maydell19-1569/+1532
2018-05-11rename included C files to foo.inc.c, remove osdep.hPaolo Bonzini8-5/+4
2018-05-11i386/kvm: add support for Hyper-V reenlightenment MSRsVitaly Kuznetsov5-3/+77
2018-05-11target/m68k: Fix build Werror with gcc 8.0.1Richard Henderson1-2/+3
2018-05-10target/arm: Clear SVE high bits for FMOVRichard Henderson1-12/+5
2018-05-10target/arm: Fix float16 to/from int16Richard Henderson3-6/+55
2018-05-10target/arm: Implement vector shifted FCVT for fp16Richard Henderson1-18/+45
2018-05-10target/arm: Implement vector shifted SCVF/UCVF for fp16Richard Henderson1-13/+20
2018-05-10target/arm: Enable ARM_FEATURE_V8_ATOMICS for user-onlyRichard Henderson1-0/+1
2018-05-10target/arm: Implement CAS and CASPRichard Henderson3-3/+161
2018-05-10target/arm: Fill in disas_ldst_atomicRichard Henderson1-2/+36
2018-05-10target/arm: Introduce ARM_FEATURE_V8_ATOMICS and initial decodeRichard Henderson2-43/+134
2018-05-10target/riscv: Use new atomic min/max expandersRichard Henderson1-49/+17
2018-05-10target/xtensa: Use new min/max expandersRichard Henderson1-17/+33
2018-05-10target/arm: Use new min/max expandersRichard Henderson1-32/+14
2018-05-09target/riscv: convert to TranslatorOpsEmilio G. Cota1-78/+80
2018-05-09target/riscv: convert to DisasContextBaseEmilio G. Cota1-65/+64
2018-05-09target/riscv: convert to DisasJumpTypeEmilio G. Cota1-44/+28
2018-05-09target/openrisc: convert to TranslatorOpsEmilio G. Cota1-84/+79
2018-05-09target/openrisc: convert to DisasContextBaseEmilio G. Cota1-47/+46
2018-05-09target/s390x: convert to TranslatorOpsEmilio G. Cota1-82/+80
2018-05-09target/s390x: convert to DisasContextBaseEmilio G. Cota1-72/+76
2018-05-09target/s390x: convert to DisasJumpTypeEmilio G. Cota1-635/+632
2018-05-09target/mips: convert to TranslatorOpsEmilio G. Cota1-114/+113
2018-05-09target/mips: use *ctx for DisasContextEmilio G. Cota1-82/+83
2018-05-09target/mips: convert to DisasContextBaseEmilio G. Cota1-171/+175
2018-05-09target/mips: convert to DisasJumpTypeEmilio G. Cota1-95/+91
2018-05-09target/mips: use lookup_and_goto_ptr on BS_STOPEmilio G. Cota1-1/+2
2018-05-09target/sparc: convert to TranslatorOpsEmilio G. Cota1-88/+86
2018-05-09target/sparc: convert to DisasContextBaseEmilio G. Cota1-47/+45
generated by cgit v1.1 at 2024-12-26 07:31:49 +0000