index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2022-06-10
target/riscv: trans_rvv: Avoid assert for RV32 and e64
Alistair Francis
1
-2
/
+10
2022-06-10
target/riscv: Don't expose the CPU properties on names CPUs
Alistair Francis
1
-11
/
+46
2022-06-10
target/riscv: rvv: Add option 'rvv_ta_all_1s' to enable optional tail agnosti...
eopXD
1
-0
/
+2
2022-06-10
target/riscv: rvv: Add tail agnostic for vector permutation instructions
eopXD
2
-2
/
+45
2022-06-10
target/riscv: rvv: Add tail agnostic for vector mask instructions
eopXD
2
-0
/
+36
2022-06-10
target/riscv: rvv: Add tail agnostic for vector reduction instructions
eopXD
1
-0
/
+20
2022-06-10
target/riscv: rvv: Add tail agnostic for vector floating-point instructions
eopXD
2
-196
/
+261
2022-06-10
target/riscv: rvv: Add tail agnostic for vector fix-point arithmetic instruct...
eopXD
1
-106
/
+114
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer merge and move instru...
eopXD
2
-4
/
+28
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer comparison instructions
eopXD
1
-0
/
+18
2022-06-10
target/riscv: rvv: Add tail agnostic for vector integer shift instructions
eopXD
2
-1
/
+13
2022-06-10
target/riscv: rvv: Add tail agnostic for vx, vvm, vxm instructions
eopXD
3
-142
/
+190
2022-06-10
target/riscv: rvv: Add tail agnostic for vector load / store instructions
eopXD
3
-0
/
+68
2022-06-10
target/riscv: rvv: Add tail agnostic for vv instructions
eopXD
6
-132
/
+178
2022-06-10
target/riscv: rvv: Early exit when vstart >= vl
eopXD
1
-0
/
+27
2022-06-10
target/riscv: rvv: Rename ambiguous esz
eopXD
1
-38
/
+38
2022-06-10
target/riscv: rvv: Prune redundant access_type parameter passed
eopXD
1
-19
/
+16
2022-06-10
target/riscv: rvv: Prune redundant ESZ, DSZ parameter passed
eopXD
1
-567
/
+565
2022-06-10
target/riscv/debug.c: keep experimental rv128 support working
Frédéric Pétrot
1
-0
/
+2
2022-06-10
target/riscv: Wake on VS-level external interrupts
Andrew Bresticker
3
-2
/
+3
2022-06-10
target/riscv: add support for zmmul extension v0.1
Weiwei Li
3
-6
/
+20
2022-06-08
target/arm: Add ID_AA64SMFR0_EL1
Richard Henderson
3
-6
/
+34
2022-06-08
target/arm: Add isar_feature_aa64_sme
Richard Henderson
1
-0
/
+5
2022-06-08
target/arm: Export bfdotadd from vec_helper.c
Richard Henderson
2
-1
/
+14
2022-06-08
target/arm: Move expand_pred_h to vec_internal.h
Richard Henderson
3
-29
/
+33
2022-06-08
target/arm: Use expand_pred_b in mve_helper.c
Richard Henderson
1
-3
/
+3
2022-06-08
target/arm: Move expand_pred_b to vec_internal.h
Richard Henderson
2
-10
/
+7
2022-06-08
target/arm: Export sve contiguous ldst support functions
Richard Henderson
2
-70
/
+111
2022-06-08
target/arm: Split out load/store primitives to sve_ldst_internal.h
Richard Henderson
2
-106
/
+128
2022-06-08
target/arm: Rename sve_zcr_len_for_el to sve_vqm1_for_el
Richard Henderson
5
-10
/
+19
2022-06-08
target/arm: Use uint32_t instead of bitmap for sve vq's
Richard Henderson
6
-105
/
+75
2022-06-08
target/arm: Merge aarch64_sve_zcr_get_valid_len into caller
Richard Henderson
2
-30
/
+11
2022-06-08
target/arm: Do not use aarch64_sve_zcr_get_valid_len in reset
Richard Henderson
1
-2
/
+1
2022-06-08
target/arm: Hoist arm_is_el2_enabled check in sve_exception_el
Richard Henderson
1
-8
/
+5
2022-06-08
target/arm: Use el_is_in_host for sve_exception_el
Richard Henderson
1
-3
/
+2
2022-06-08
target/arm: Use el_is_in_host for sve_zcr_len_for_el
Richard Henderson
1
-2
/
+1
2022-06-08
target/arm: Add el_is_in_host
Richard Henderson
2
-0
/
+30
2022-06-08
target/arm: Remove fp checks from sve_exception_el
Richard Henderson
1
-39
/
+19
2022-06-08
target/arm: Remove route_to_el2 check from sve_exception_el
Richard Henderson
1
-2
/
+1
2022-06-08
linux-user/aarch64: Introduce sve_vq
Richard Henderson
1
-0
/
+11
2022-06-08
target/arm: Rename TBFLAG_A64 ZCR_LEN to VL
Richard Henderson
6
-6
/
+7
2022-06-08
target/arm: Pass CPUARMState to arm_ld[lq]_ptw
Richard Henderson
1
-14
/
+9
2022-06-08
target/arm: Move stage_1_mmu_idx, arm_stage1_mmu_idx to ptw.c
Richard Henderson
2
-32
/
+28
2022-06-08
target/arm: Move arm_cpu_get_phys_page_attrs_debug to ptw.c
Richard Henderson
2
-26
/
+24
2022-06-08
target/arm: Move regime_translation_disabled to ptw.c
Richard Henderson
3
-65
/
+46
2022-06-08
target/arm: Move regime_ttbr to ptw.c
Richard Henderson
3
-17
/
+16
2022-06-08
target/arm: Move regime_is_user to ptw.c
Richard Henderson
3
-25
/
+22
2022-06-08
target/arm: Move ap_to_tw_prot etc to ptw.c
Richard Henderson
3
-87
/
+81
2022-06-08
target/arm: Move aa32_va_parameters to ptw.c
Richard Henderson
3
-67
/
+64
2022-06-08
target/arm: Move check_s2_mmu_setup to ptw.c
Richard Henderson
3
-72
/
+70
[prev]
[next]