index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2024-07-19
target/loongarch/gdbstub: Add vector registers support
Song Gao
1
-2
/
+71
2024-07-19
Merge tag 'pull-target-arm-20240718' of https://git.linaro.org/people/pmaydel...
Richard Henderson
5
-7
/
+12
2024-07-18
hvf: arm: Do not advance PC when raising an exception
Akihiko Odaki
1
-0
/
+1
2024-07-18
target/arm: Use FPST_F16 for SME FMOPA (widening)
Richard Henderson
1
-4
/
+8
2024-07-18
target/arm: Use float_status copy in sme_fmopa_s
Daniyal Khan
1
-1
/
+1
2024-07-18
target/arm: LDAPR should honour SCTLR_ELx.nAA
Peter Maydell
1
-1
/
+1
2024-07-18
target/arm: Fix handling of LDAPR/STLR with negative offset
Peter Maydell
1
-1
/
+1
2024-07-18
Merge tag 'pull-riscv-to-apply-20240718-1' of https://github.com/alistair23/q...
Richard Henderson
23
-210
/
+1038
2024-07-18
target/riscv: raise an exception when CSRRS/CSRRC writes a read-only CSR
Yu-Ming Chang
3
-9
/
+58
2024-07-18
target/riscv: Expose the Smcntrpmf config
Atish Patra
1
-0
/
+1
2024-07-18
target/riscv: Do not setup pmu timer if OF is disabled
Atish Patra
1
-12
/
+44
2024-07-18
target/riscv: More accurately model priv mode filtering.
Rajnesh Kanwal
3
-4
/
+33
2024-07-18
target/riscv: Start counters from both mhpmcounter and mcountinhibit
Rajnesh Kanwal
2
-24
/
+54
2024-07-18
target/riscv: Enforce WARL behavior for scounteren/hcounteren
Atish Patra
1
-2
/
+10
2024-07-18
target/riscv: Save counter values during countinhibit update
Atish Patra
3
-16
/
+24
2024-07-18
target/riscv: Implement privilege mode filtering for cycle/instret
Atish Patra
5
-37
/
+194
2024-07-18
target/riscv: Only set INH fields if priv mode is available
Atish Patra
1
-4
/
+25
2024-07-18
target/riscv: Add cycle & instret privilege mode filtering support
Kaiwen Xue
2
-1
/
+149
2024-07-18
target/riscv: Add cycle & instret privilege mode filtering definitions
Kaiwen Xue
2
-0
/
+35
2024-07-18
target/riscv: Add cycle & instret privilege mode filtering properties
Kaiwen Xue
2
-0
/
+2
2024-07-18
target/riscv: Fix the predicate functions for mhpmeventhX CSRs
Atish Patra
1
-29
/
+38
2024-07-18
target/riscv: Combine set_mode and set_virt functions.
Rajnesh Kanwal
3
-41
/
+35
2024-07-18
target/riscv/kvm: update KVM regs to Linux 6.10-rc5
Daniel Henrique Barboza
1
-0
/
+2
2024-07-18
target/riscv: Validate the mode in write_vstvec
Jiayi Li
1
-1
/
+6
2024-07-18
target/riscv: Expose zabha extension as a cpu property
LIU Zhiwei
1
-0
/
+2
2024-07-18
target/riscv: Add amocas.[b|h] for Zabha
LIU Zhiwei
2
-0
/
+16
2024-07-18
target/riscv: Move gen_cmpxchg before adding amocas.[b|h]
LIU Zhiwei
2
-13
/
+13
2024-07-18
target/riscv: Add AMO instructions for Zabha
LIU Zhiwei
4
-1
/
+155
2024-07-18
target/riscv: Move gen_amo before implement Zabha
LIU Zhiwei
2
-21
/
+21
2024-07-18
target/riscv: Support Zama16b extension
LIU Zhiwei
6
-22
/
+57
2024-07-18
target/riscv: Add zcmop extension
LIU Zhiwei
6
-0
/
+39
2024-07-18
target/riscv: Add zimop extension
LIU Zhiwei
5
-0
/
+52
2024-07-18
Merge tag 'pull-trivial-patches' of https://gitlab.com/mjt0k/qemu into staging
Richard Henderson
1
-1
/
+1
2024-07-17
target/hexagon/imported/mmvec: Fix superfluous trailing semicolon
Zhao Liu
1
-1
/
+1
2024-07-17
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Richard Henderson
6
-330
/
+458
2024-07-16
accel/tcg: Make cpu_exec_interrupt hook mandatory
Peter Maydell
1
-0
/
+6
2024-07-16
target/i386/tcg: save current task state before loading new one
Paolo Bonzini
1
-40
/
+45
2024-07-16
target/i386/tcg: use X86Access for TSS access
Paolo Bonzini
1
-52
/
+58
2024-07-16
target/i386/tcg: check for correct busy state before switching to a new task
Paolo Bonzini
1
-0
/
+5
2024-07-16
target/i386/tcg: Compute MMU index once
Paolo Bonzini
1
-13
/
+22
2024-07-16
target/i386/tcg: Introduce x86_mmu_index_{kernel_,}pl
Richard Henderson
2
-12
/
+26
2024-07-16
target/i386/tcg: Reorg push/pop within seg_helper.c
Richard Henderson
1
-222
/
+259
2024-07-16
target/i386/tcg: use PUSHL/PUSHW for error code
Paolo Bonzini
1
-9
/
+7
2024-07-16
target/i386/tcg: Allow IRET from user mode to user mode with SMAP
Paolo Bonzini
1
-9
/
+9
2024-07-16
target/i386/tcg: Remove SEG_ADDL
Richard Henderson
1
-6
/
+2
2024-07-16
target/i386/tcg: fix POP to memory in long mode
Paolo Bonzini
2
-1
/
+2
2024-07-16
i386/sev: Don't allow automatic fallback to legacy KVM_SEV*_INIT
Michael Roth
1
-14
/
+71
2024-07-12
target/loongarch: Fix cpu_reset set wrong CSR_CRMD
Song Gao
1
-3
/
+3
2024-07-12
target/loongarch: Set CSR_PRCFG1 and CSR_PRCFG2 values
Song Gao
1
-5
/
+12
2024-07-12
target/loongarch: Remove avail_64 in trans_srai_w() and simplify it
Feiyang Chen
1
-12
/
+3
[next]