index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-13
target/xtensa: Clean up core-isa.h header guards
Markus Armbruster
4
-20
/
+12
2019-05-13
Use #include "..." for our own headers, <...> for others
Markus Armbruster
2
-2
/
+1
2019-05-10
tcg: Use tlb_fill probe from tlb_vaddr_to_host
Richard Henderson
1
-5
/
+1
2019-05-10
tcg: Use CPUClass::tlb_fill in cputlb.c
Richard Henderson
20
-128
/
+0
2019-05-10
target/xtensa: Convert to CPUClass::tlb_fill
Richard Henderson
3
-18
/
+31
2019-05-10
target/unicore32: Convert to CPUClass::tlb_fill
Richard Henderson
5
-47
/
+19
2019-05-10
target/tricore: Convert to CPUClass::tlb_fill
Richard Henderson
4
-37
/
+23
2019-05-10
target/tilegx: Convert to CPUClass::tlb_fill
Richard Henderson
1
-4
/
+6
2019-05-10
target/sparc: Convert to CPUClass::tlb_fill
Richard Henderson
4
-36
/
+43
2019-05-10
target/sh4: Convert to CPUClass::tlb_fill
Richard Henderson
4
-118
/
+101
2019-05-10
target/s390x: Convert to CPUClass::tlb_fill
Richard Henderson
4
-44
/
+55
2019-05-10
target/riscv: Convert to CPUClass::tlb_fill
Richard Henderson
3
-30
/
+26
2019-05-10
target/ppc: Convert to CPUClass::tlb_fill
Richard Henderson
4
-22
/
+26
2019-05-10
target/openrisc: Convert to CPUClass::tlb_fill
Richard Henderson
3
-36
/
+39
2019-05-10
target/nios2: Convert to CPUClass::tlb_fill
Richard Henderson
4
-107
/
+91
2019-05-10
target/moxie: Convert to CPUClass::tlb_fill
Richard Henderson
3
-52
/
+19
2019-05-10
target/mips: Convert to CPUClass::tlb_fill
Richard Henderson
4
-41
/
+29
2019-05-10
target/mips: Tidy control flow in mips_cpu_handle_mmu_fault
Richard Henderson
1
-29
/
+23
2019-05-10
target/mips: Pass a valid error to raise_mmu_exception for user-only
Richard Henderson
1
-1
/
+1
2019-05-10
target/microblaze: Convert to CPUClass::tlb_fill
Richard Henderson
4
-74
/
+62
2019-05-10
target/m68k: Convert to CPUClass::tlb_fill
Richard Henderson
4
-59
/
+50
2019-05-10
target/lm32: Convert to CPUClass::tlb_fill
Richard Henderson
4
-24
/
+14
2019-05-10
target/i386: Convert to CPUClass::tlb_fill
Richard Henderson
4
-48
/
+44
2019-05-10
target/hppa: Convert to CPUClass::tlb_fill
Richard Henderson
3
-12
/
+23
2019-05-10
target/cris: Convert to CPUClass::tlb_fill
Richard Henderson
4
-63
/
+42
2019-05-10
target/arm: Convert to CPUClass::tlb_fill
Richard Henderson
4
-86
/
+73
2019-05-10
target/alpha: Convert to CPUClass::tlb_fill
Richard Henderson
4
-30
/
+26
2019-05-08
target/sh4: Fix LGPL information in the file headers
Thomas Huth
5
-5
/
+5
2019-05-08
target/openrisc: Fix LGPL information in the file headers
Thomas Huth
8
-8
/
+8
2019-05-08
Merge remote-tracking branch 'remotes/pmaydell/tags/pull-target-arm-20190507'...
Peter Maydell
6
-26
/
+66
2019-05-07
target/arm: Stop using variable length array in dc_zva
Peter Maydell
1
-2
/
+6
2019-05-07
target/arm: Implement XPSR GE bits
Peter Maydell
2
-2
/
+14
2019-05-07
arm: Allow system registers for KVM guests to be changed by QEMU code
Peter Maydell
6
-22
/
+46
2019-05-06
decodetree: Add DisasContext argument to !function expanders
Richard Henderson
4
-27
/
+27
2019-04-29
target/hppa: Always return EXCP_DMAR for protection id trap
Nick Hudson
1
-2
/
+1
2019-04-29
target/hppa: Implement Fast TLB Insert instructions
Nick Hudson
2
-0
/
+57
2019-04-29
target/arm: Enable FPU for Cortex-M4 and Cortex-M33
Peter Maydell
1
-0
/
+8
2019-04-29
target/arm: Implement VLLDM for v7M CPUs with an FPU
Peter Maydell
3
-1
/
+56
2019-04-29
target/arm: Implement VLSTM for v7M CPUs with an FPU
Peter Maydell
4
-1
/
+102
2019-04-29
target/arm: Implement M-profile lazy FP state preservation
Peter Maydell
5
-0
/
+140
2019-04-29
target/arm: Add lazy-FP-stacking support to v7m_stack_write()
Peter Maydell
1
-39
/
+79
2019-04-29
target/arm: New function armv7m_nvic_set_pending_lazyfp()
Peter Maydell
1
-0
/
+12
2019-04-29
target/arm: New helper function arm_v7m_mmu_idx_all()
Peter Maydell
2
-3
/
+18
2019-04-29
target/arm: Activate M-profile floating point context when FPCCR.ASPEN is set
Peter Maydell
4
-0
/
+45
2019-04-29
target/arm: Set FPCCR.S when executing M-profile floating point insns
Peter Maydell
4
-0
/
+28
2019-04-29
target/arm: Overlap VECSTRIDE and XSCALE_CPAR TB flags
Peter Maydell
4
-7
/
+25
2019-04-29
target/arm: Move NS TBFLAG from bit 19 to bit 6
Peter Maydell
1
-5
/
+6
2019-04-29
target/arm: Handle floating point registers in exception return
Peter Maydell
1
-1
/
+141
2019-04-29
target/arm: Allow for floating point in callee stack integrity check
Peter Maydell
1
-3
/
+19
2019-04-29
target/arm: Clean excReturn bits when tail chaining
Peter Maydell
1
-0
/
+8
[prev]
[next]