index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-26
target/arm: Move regime_el to internals.h
Richard Henderson
2
-36
/
+36
2020-06-26
target/arm: Implement the access tag cache flushes
Richard Henderson
1
-0
/
+65
2020-06-26
target/arm: Implement the LDGM, STGM, STZGM instructions
Richard Henderson
4
-8
/
+153
2020-06-26
target/arm: Simplify DC_ZVA
Richard Henderson
1
-70
/
+26
2020-06-26
target/arm: Restrict the values of DCZID.BS under TCG
Richard Henderson
1
-0
/
+24
2020-06-26
target/arm: Implement the STGP instruction
Richard Henderson
1
-3
/
+26
2020-06-26
target/arm: Implement LDG, STG, ST2G instructions
Richard Henderson
5
-5
/
+386
2020-06-26
target/arm: Define arm_cpu_do_unaligned_access for user-only
Richard Henderson
2
-3
/
+3
2020-06-26
target/arm: Implement the SUBP instruction
Richard Henderson
1
-2
/
+22
2020-06-26
target/arm: Implement the GMI instruction
Richard Henderson
1
-0
/
+15
2020-06-26
target/arm: Implement the ADDG, SUBG instructions
Richard Henderson
4
-0
/
+71
2020-06-26
target/arm: Revise decoding for disas_add_sub_imm
Richard Henderson
1
-15
/
+8
2020-06-26
target/arm: Implement the IRG instruction
Richard Henderson
5
-0
/
+98
2020-06-26
target/arm: Add MTE bits to tb_flags
Richard Henderson
5
-4
/
+75
2020-06-26
target/arm: Add MTE system registers
Richard Henderson
4
-0
/
+128
2020-06-26
target/arm: Add DISAS_UPDATE_NOCHAIN
Richard Henderson
3
-0
/
+9
2020-06-26
target/arm: Rename DISAS_UPDATE to DISAS_UPDATE_EXIT
Richard Henderson
4
-18
/
+20
2020-06-26
target/arm: Add support for MTE to HCR_EL2 and SCR_EL3
Richard Henderson
1
-3
/
+11
2020-06-26
target/arm: Add support for MTE to SCTLR_ELx
Richard Henderson
1
-6
/
+17
2020-06-26
target/arm: Improve masking of SCR RES0 bits
Richard Henderson
1
-7
/
+8
2020-06-26
target/arm: Add isar tests for mte
Richard Henderson
1
-0
/
+10
2020-06-26
Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-5.1-20200626' into...
Peter Maydell
1
-5
/
+0
2020-06-26
target/ppc: Remove TIDR from POWER10 processor
Cédric Le Goater
1
-5
/
+0
2020-06-25
Merge remote-tracking branch 'remotes/xtensa/tags/20200625-xtensa' into staging
Peter Maydell
3
-23
/
+46
2020-06-23
target/arm: Check supported KVM features globally (not per vCPU)
Philippe Mathieu-Daudé
5
-29
/
+22
2020-06-23
target/arm: Remove dead code relating to SABA and UABA
Peter Maydell
1
-12
/
+0
2020-06-23
target/arm: Remove unnecessary gen_io_end() calls
Peter Maydell
3
-8
/
+4
2020-06-23
target/arm: Move some functions used only in translate-neon.inc.c to that file
Peter Maydell
2
-101
/
+101
2020-06-23
target/arm: Convert Neon VTRN to decodetree
Peter Maydell
3
-362
/
+93
2020-06-23
target/arm: Convert Neon VSWP to decodetree
Peter Maydell
3
-4
/
+44
2020-06-23
target/arm: Convert Neon 2-reg-misc VCVT insns to decodetree
Peter Maydell
3
-62
/
+87
2020-06-23
target/arm: Convert Neon 2-reg-misc VRINT insns to decodetree
Peter Maydell
3
-26
/
+74
2020-06-23
target/arm: Convert Neon 2-reg-misc fp-compare-with-zero insns to decodetree
Peter Maydell
3
-45
/
+39
2020-06-23
target/arm: Convert simple fp Neon 2-reg-misc insns
Peter Maydell
4
-49
/
+78
2020-06-23
target/arm: Convert Neon VQABS, VQNEG to decodetree
Peter Maydell
3
-28
/
+40
2020-06-23
target/arm: Convert remaining simple 2-reg-misc Neon ops
Peter Maydell
3
-31
/
+86
2020-06-23
target/arm: Convert Neon 2-reg-misc VREV32 and VREV16 to decodetree
Peter Maydell
4
-10
/
+60
2020-06-23
target/arm: Make gen_swap_half() take separate src and dest
Peter Maydell
2
-6
/
+6
2020-06-23
target/arm: Fix capitalization in NeonGenTwo{Single, Double}OPFn typedefs
Peter Maydell
3
-5
/
+5
2020-06-23
target/arm: Rename NeonGenOneOpFn to NeonGenOne64OpFn
Peter Maydell
2
-3
/
+3
2020-06-23
target/arm: Convert Neon 2-reg-misc crypto operations to decodetree
Peter Maydell
3
-48
/
+58
2020-06-23
target/arm: Convert vectorised 2-reg-misc Neon ops to decodetree
Peter Maydell
3
-27
/
+74
2020-06-23
target/arm: Convert Neon VCVT f16/f32 insns to decodetree
Peter Maydell
3
-62
/
+102
2020-06-23
target/arm: Convert Neon 2-reg-misc VSHLL to decodetree
Peter Maydell
3
-34
/
+55
2020-06-23
target/arm: Convert Neon narrowing moves to decodetree
Peter Maydell
3
-79
/
+70
2020-06-23
target/arm: Convert VZIP, VUZP to decodetree
Peter Maydell
3
-90
/
+79
2020-06-23
target/arm: Convert Neon 2-reg-misc pairwise ops to decodetree
Peter Maydell
3
-33
/
+157
2020-06-23
target/arm: Convert Neon 2-reg-misc VREV64 to decodetree
Peter Maydell
3
-22
/
+64
2020-06-22
target/xtensa: drop gen_io_end call
Max Filippov
1
-3
/
+0
2020-06-19
hw/riscv: sifive: Change SiFive E/U CPU reset vector to 0x1004
Bin Meng
1
-8
/
+8
[next]