aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2023-02-27target/arm: Don't access TCG code when debugging with KVMFabiano Rosas1-0/+4
2023-02-27target/arm: Move regime_using_lpae_format into internal.hFabiano Rosas2-21/+18
2023-02-27target/arm: Move hflags code into the tcg directoryFabiano Rosas5-392/+411
2023-02-27target/arm: Wrap arm_rebuild_hflags calls with tcg_enabledFabiano Rosas4-9/+24
2023-02-27target/arm: Move psci.c into the tcg directoryClaudio Fontana3-1/+4
2023-02-27target/arm: move helpers to tcg/Claudio Fontana17-13/+38
2023-02-27target/arm: move translate modules to tcg/Fabiano Rosas26-26/+36
2023-02-27target/arm: Wrap TCG-only code in debug_helper.cFabiano Rosas1-237/+239
2023-02-27target/arm: Wrap breakpoint/watchpoint updates with tcg_enabledFabiano Rosas3-8/+21
2023-02-26Merge tag 'pull-riscv-to-apply-20230224' of github.com:palmer-dabbelt/qemu in...Peter Maydell5-21/+17
2023-02-24Merge tag 'pull-error-2023-02-23' of https://repo.or.cz/qemu/armbru into stagingPeter Maydell3-3/+0
2023-02-24Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into stagingPeter Maydell2-1/+5
2023-02-23target/riscv: Fix vslide1up.vf and vslide1down.vfLIU Zhiwei1-2/+2
2023-02-23target/riscv: avoid env_archcpu() in cpu_get_tb_cpu_state()Daniel Henrique Barboza1-1/+1
2023-02-23target/riscv: Smepmp: Skip applying default rules when address matchesHimanshu Chauhan1-3/+6
2023-02-23target/riscv: Remove privileged spec version restriction for RVVFrank Chang2-15/+8
2023-02-23error: Drop superfluous #include "qapi/qmp/qerror.h"Markus Armbruster3-3/+0
2023-02-21target/microblaze: Add gdbstub xmlRichard Henderson3-12/+42
2023-02-21target/i386/gdbstub: Fix a bug about order of FPU stack in 'g' packets.TaiseiIto1-1/+3
2023-02-16target/arm: Move cpregs code out of cpu.hFabiano Rosas2-91/+98
2023-02-16target/arm: Move PC alignment checkFabiano Rosas1-9/+9
2023-02-16target/arm: wrap call to aarch64_sve_change_el in tcg_enabled()Claudio Fontana1-5/+7
2023-02-16target/arm: wrap psci call with tcg_enabledClaudio Fontana1-1/+2
2023-02-16target/arm: rename handle_semihosting to tcg_handle_semihostingClaudio Fontana1-2/+2
2023-02-16target/arm: Declare CPU <-> NVIC helpers in 'hw/intc/armv7m_nvic.h'Philippe Mathieu-Daudé4-124/+9
2023-02-16target/arm: Store CPUARMState::nvic as NVICState*Philippe Mathieu-Daudé3-23/+26
2023-02-16target/arm: Restrict CPUARMState::nvic to sysemuPhilippe Mathieu-Daudé1-1/+1
2023-02-16target/arm: Restrict CPUARMState::arm_boot_info to sysemuPhilippe Mathieu-Daudé1-1/+1
2023-02-16target/arm: Restrict CPUARMState::gicv3state to sysemuPhilippe Mathieu-Daudé1-1/+2
2023-02-16target/arm: Avoid resetting CPUARMState::eabi fieldPhilippe Mathieu-Daudé1-5/+4
2023-02-16target/arm: Convert CPUARMState::eabi to booleanPhilippe Mathieu-Daudé1-1/+1
2023-02-16target/arm: Constify ID_PFR1 on user emulationPhilippe Mathieu-Daudé1-2/+10
2023-02-16target/arm: Reduce arm_v7m_mmu_idx_[all/for_secstate_and_priv]() scopePhilippe Mathieu-Daudé2-51/+37
2023-02-16target/arm: Simplify arm_v7m_mmu_idx_for_secstate() for user emulationPhilippe Mathieu-Daudé1-3/+8
2023-02-16target/i386: Fix 32-bit AD[CO]X insns in 64-bit modeRichard Henderson1-0/+2
2023-02-11target/i386: fix ADOX followed by ADCXPaolo Bonzini1-9/+11
2023-02-11target/i386: Fix C flag for BLSI, BLSMSK, BLSRRichard Henderson1-0/+3
2023-02-11target/i386: Fix BEXTR instructionRichard Henderson1-11/+11
2023-02-08Merge tag 'pull-tricore-20230208' of https://github.com/bkoppelmann/qemu into...Peter Maydell1-19/+22
2023-02-08target/tricore: Fix OPC1_16_SRO_LD_H translationAnton Kochkov1-1/+1
2023-02-08target/tricore: Fix OPC2_32_BO_LD_BU_PREINCBastian Koppelmann1-1/+1
2023-02-08target/tricore: Fix OPC2_32_RRRR_DEXTRBastian Koppelmann1-3/+12
2023-02-08target/tricore: Fix RRPW_DEXTRBastian Koppelmann1-9/+3
2023-02-08target/tricore: Fix OPC2_32_RCRW_INSERT translationBastian Koppelmann1-2/+2
2023-02-08target/tricore: Fix OPC2_32_RCRW_IMASK translationBastian Koppelmann1-3/+3
2023-02-08Drop duplicate #includeMarkus Armbruster3-4/+0
2023-02-08riscv: Clean up includesMarkus Armbruster1-1/+0
2023-02-08target/hexagon: Clean up includesMarkus Armbruster2-2/+0
2023-02-07target/riscv: fix SBI getchar handler for KVMVladimir Isaev1-2/+3
2023-02-07target/riscv: fix ctzw behaviorVladimir Isaev1-0/+1