aboutsummaryrefslogtreecommitdiff
path: root/target
AgeCommit message (Expand)AuthorFilesLines
2023-06-13target/riscv: Deny access if access is partially inside the PMP entryWeiwei Li1-2/+2
2023-06-13target/riscv: Separate pmp_update_rule() in pmpcfg_csr_writeWeiwei Li1-14/+2
2023-06-13target/riscv: Flush TLB only when pmpcfg/pmpaddr really changesWeiwei Li1-10/+18
2023-06-13target/riscv: Flush TLB when pmpaddr is updatedWeiwei Li1-0/+1
2023-06-13target/riscv: Update the next rule addr in pmpaddr_csr_write()Weiwei Li1-3/+7
2023-06-13target/riscv: Flush TLB when MMWP or MML bits are changedWeiwei Li1-0/+3
2023-06-13target/riscv: Remove unused paramters in pmp_hart_has_privs_default()Weiwei Li1-6/+3
2023-06-13target/riscv: Make RLB/MML/MMWP bits writable only when Smepmp is enabledWeiwei Li1-24/+26
2023-06-13target/riscv: Change the return type of pmp_hart_has_privs() to boolWeiwei Li3-27/+21
2023-06-13target/riscv: Make the short cut really work in pmp_hart_has_privsWeiwei Li1-0/+1
2023-06-13target/riscv: Move pmp_get_tlb_size apart from get_physical_address_pmpWeiwei Li1-10/+6
2023-06-13target/riscv: Update pmp_get_tlb_size()Weiwei Li3-22/+57
2023-06-13target/riscv: rework write_misa()Daniel Henrique Barboza3-29/+27
2023-06-13target/riscv/cpu.c: remove cfg setup from riscv_cpu_init()Daniel Henrique Barboza1-12/+47
2023-06-13target/riscv/cpu.c: validate extensions before riscv_timer_init()Daniel Henrique Barboza1-7/+4
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_misa_mxl()Daniel Henrique Barboza1-17/+33
2023-06-13target/riscv/cpu.c: add priv_spec validate/disable_exts helpersDaniel Henrique Barboza1-35/+56
2023-06-13target/riscv: Update check for Zca/Zcf/ZcdWeiwei Li4-15/+21
2023-06-13target/riscv: Mask the implicitly enabled extensions in isa_string based on p...Weiwei Li1-1/+2
2023-06-13target/riscv: add PRIV_VERSION_LATESTDaniel Henrique Barboza2-4/+6
2023-06-13target/riscv/cpu.c: remove set_priv_version()Daniel Henrique Barboza1-17/+12
2023-06-13target/riscv/cpu.c: remove set_vext_version()Daniel Henrique Barboza1-6/+1
2023-06-13target/riscv/cpu.c: add riscv_cpu_validate_v()Daniel Henrique Barboza1-41/+48
2023-06-13target/riscv: Move zc* out of the experimental propertiesWeiwei Li1-8/+8
2023-06-13target/riscv/vector_helper.c: skip set tail when vta is zeroDaniel Henrique Barboza1-3/+8
2023-06-10Merge tag 'pull-ppc-20230610' of https://gitlab.com/danielhb/qemu into stagingRichard Henderson11-179/+227
2023-06-10target/ppc: Implement gathering irq statisticsBALATON Zoltan3-0/+20
2023-06-10target/ppc: Rework store conditional to avoid branchNicholas Piggin1-33/+30
2023-06-10target/ppc: Remove larx/stcx. memory barrier semanticsNicholas Piggin1-11/+0
2023-06-10target/ppc: Ensure stcx size matches larxNicholas Piggin3-4/+14
2023-06-10target/ppc: Fix lqarx to set cpu_reserveNicholas Piggin1-0/+1
2023-06-10target/ppc: Eliminate goto in mmubooke_check_tlb()BALATON Zoltan1-19/+21
2023-06-10target/ppc: Change ppcemb_tlb_check() to return boolBALATON Zoltan1-13/+13
2023-06-10target/ppc: Simplify ppcemb_tlb_search()BALATON Zoltan1-7/+3
2023-06-10target/ppc: Remove some unneded line breaksBALATON Zoltan2-10/+6
2023-06-10target/ppc: Move ppcemb_tlb_search() to mmu_common.cBALATON Zoltan3-25/+22
2023-06-10target/ppc: Remove "ext" parameter of ppcemb_tlb_check()BALATON Zoltan3-15/+11
2023-06-10target/ppc: Remove single use functionBALATON Zoltan1-10/+1
2023-06-10target/ppc: PMU implement PERFM interruptsNicholas Piggin2-8/+15
2023-06-10target/ppc: Support directed privileged doorbell interrupt (SDOOR)Nicholas Piggin1-1/+1
2023-06-10target/ppc: Fix msgclrp interrupt typeNicholas Piggin1-1/+1
2023-06-10target/ppc: PMU do not clear MMCR0[FCECE] on performance monitor alertNicholas Piggin1-1/+0
2023-06-10target/ppc: Fix PMU hflags calculationNicholas Piggin6-41/+85
2023-06-10target/ppc: Fix nested-hv HEAI deliveryNicholas Piggin1-2/+5
2023-06-09target/m68k/fpu_helper: Use FloatRelation enum to hold comparison resultPhilippe Mathieu-Daudé1-2/+2
2023-06-07Merge tag 'pull-tricore-20230607' of https://github.com/bkoppelmann/qemu into...Richard Henderson4-56/+125
2023-06-07target/tricore: Fix wrong PSW for call insnsBastian Koppelmann1-0/+2
2023-06-07target/tricore: Refactor PCXI/ICR register fieldsBastian Koppelmann4-56/+123
2023-06-07target/arm: Only include tcg/oversized-guest.h if CONFIG_TCGRichard Henderson1-2/+3
2023-06-06Merge tag 'pull-target-arm-20230606' of https://git.linaro.org/people/pmaydel...Richard Henderson21-478/+1614