index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2019-02-28
target/xtensa: implement PREFCTL SR
Max Filippov
2
-0
/
+17
2019-02-28
target/xtensa: prioritize load/store in FLIX bundles
Max Filippov
2
-5
/
+36
2019-02-28
target/xtensa: break circular register dependencies
Max Filippov
1
-4
/
+123
2019-02-28
target/xtensa: reorganize access to boolean registers
Max Filippov
1
-8
/
+42
2019-02-28
target/xtensa: reorganize access to MAC16 registers
Max Filippov
1
-94
/
+92
2019-02-28
target/xtensa: reorganize register handling in translators
Max Filippov
3
-344
/
+386
2019-02-28
target/xtensa: only rotate window in the retw helper
Max Filippov
3
-9
/
+10
2019-02-28
target/xtensa: move WINDOW_BASE SR update to postprocessing
Max Filippov
4
-20
/
+28
2019-02-28
target/xtensa: add generic instruction post-processing
Max Filippov
2
-8
/
+33
2019-02-28
target/xtensa: sort FLIX instruction opcodes
Max Filippov
2
-8
/
+221
2019-02-18
target/xtensa: implement wide branches and loops
Max Filippov
1
-27
/
+102
2019-02-18
target/xtensa: allow multiple names for single opcode
Max Filippov
3
-60
/
+60
2019-02-18
target/xtensa: don't require opcode table sorting
Max Filippov
3
-16
/
+42
2019-02-18
target/xtensa: move xtensa_finalize_config to xtensa_core_class_init
Max Filippov
3
-19
/
+19
2019-02-18
target/xtensa: fixup test_mmuhifi_c3 overlay
Max Filippov
1
-661
/
+661
2019-02-11
target/xtensa: get rid of gen_callw[i]
Max Filippov
1
-21
/
+14
2019-02-10
target/xtensa: don't specify windowed registers manually
Max Filippov
3
-484
/
+12
2019-02-08
target/xtensa/import_core.sh: don't add duplicate 'static'
Max Filippov
1
-1
/
+1
2019-01-28
target/xtensa: add test_mmuhifi_c3 core
Max Filippov
5
-0
/
+36981
2019-01-28
target/xtensa: expose core runstall as an IRQ line
Max Filippov
1
-0
/
+2
2019-01-28
target/xtensa: rearrange access to external interrupts
Max Filippov
1
-2
/
+3
2019-01-28
target/xtensa: drop function xtensa_timer_irq
Max Filippov
1
-1
/
+0
2019-01-24
target/xtensa: fix access to the INTERRUPT SR
Max Filippov
4
-12
/
+19
2019-01-24
target/xtensa: add qemu_cpu_kick to xtensa_runstall
Max Filippov
1
-1
/
+1
2019-01-13
target/xtensa: move non-HELPER functions to helper.c
Max Filippov
2
-59
/
+58
2019-01-13
target/xtensa: drop dump_state helper
Max Filippov
2
-12
/
+0
2019-01-13
target/xtensa: extract interrupt and exception helpers
Max Filippov
4
-220
/
+259
2019-01-13
target/xtensa: extract debug helpers
Max Filippov
3
-92
/
+130
2019-01-13
target/xtensa: extract MMU helpers
Max Filippov
4
-780
/
+819
2019-01-13
target/xtensa: extract windowed registers helpers
Max Filippov
3
-190
/
+223
2019-01-13
target/xtensa: extract FPU helpers
Max Filippov
3
-135
/
+167
2019-01-11
target/xtensa: rework zero overhead loops implementation
Max Filippov
5
-63
/
+49
2018-11-20
target/xtensa: drop num_[core_]regs from dc232b/dc233c configs
Max Filippov
4
-4
/
+2
2018-11-20
target/xtensa: gdbstub fix register counting
Max Filippov
1
-3
/
+8
2018-10-01
target/xtensa: extract gen_check_interrupts call
Max Filippov
1
-25
/
+53
2018-10-01
target/xtensa: make rsr/wsr helpers return void
Max Filippov
1
-66
/
+36
2018-10-01
target/xtensa: extract unconditional TB termination via slot 0
Max Filippov
1
-47
/
+36
2018-10-01
target/xtensa: always end TB on CCOUNT access/CCOMPARE write
Max Filippov
1
-8
/
+5
2018-10-01
target/xtensa: change SR number checks to assertions
Max Filippov
1
-36
/
+29
2018-10-01
target/xtensa: extract unconditional TB termination
Max Filippov
1
-39
/
+28
2018-10-01
target/xtensa: extract test for division by zero
Max Filippov
1
-22
/
+31
2018-10-01
target/xtensa: extract test for cpdisabled exception
Max Filippov
2
-108
/
+123
2018-10-01
target/xtensa: extract test for alloca exception
Max Filippov
1
-3
/
+8
2018-10-01
target/xtensa: extract test for window underflow exception
Max Filippov
3
-9
/
+25
2018-10-01
target/xtensa: extract test for window overflow exception
Max Filippov
3
-587
/
+889
2018-10-01
target/xtensa: extract test for debug exception
Max Filippov
1
-10
/
+13
2018-10-01
target/xtensa: extract test for syscall instruction
Max Filippov
1
-7
/
+6
2018-10-01
target/xtensa: extract test for privileged instruction
Max Filippov
1
-93
/
+294
2018-10-01
target/xtensa: extract test for an illegal instruction
Max Filippov
5
-73
/
+400
2018-09-17
target/xtensa: support input from chardev console
Max Filippov
1
-10
/
+61
[next]