index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
Age
Commit message (
Expand
)
Author
Files
Lines
2018-04-11
icount: fix cpu_restore_state_from_tb for non-tb-exit cases
Pavel Dovgalyuk
1
-2
/
+2
2018-03-26
target/xtensa: fix timers test
Max Filippov
1
-1
/
+1
2018-03-26
target/xtensa/import_core.sh: fix #include <xtensa-isa.h>
Max Filippov
1
-0
/
+1
2018-03-26
target/xtensa: add .inc. to non-top level source file names
Max Filippov
15
-13
/
+13
2018-03-19
cpu: get rid of unused cpu_init() defines
Igor Mammedov
1
-2
/
+0
2018-03-19
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
1
-0
/
+1
2018-03-16
target/xtensa: add linux-user support
Max Filippov
7
-40
/
+173
2018-03-13
target/xtensa: support MTTCG
Max Filippov
2
-15
/
+34
2018-03-13
target/xtensa: use correct number of registers in gdbstub
Max Filippov
4
-13
/
+41
2018-03-13
target/xtensa: mark register windows in the dump
Max Filippov
1
-2
/
+7
2018-03-13
target/xtensa: dump correct physical registers
Max Filippov
1
-0
/
+1
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
2
-1
/
+1
2018-02-09
Clean up includes
Markus Armbruster
6
-3
/
+6
2018-02-09
Use #include "..." for our own headers, <...> for others
Markus Armbruster
6
-6
/
+6
2018-02-05
qdev: use device_class_set_parent_realize/unrealize/reset()
Philippe Mathieu-Daudé
1
-2
/
+2
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-2
/
+2
2018-01-24
Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into staging
Peter Maydell
12
-7
/
+27668
2018-01-22
target/xtensa: disas/xtensa: fix coverity warnings
Max Filippov
1
-2
/
+2
2018-01-22
target/xtensa: add sample_controller core
Max Filippov
5
-0
/
+12216
2018-01-22
target/xtensa: allow different default CPU for MMU/noMMU
Max Filippov
1
-1
/
+6
2018-01-12
target/xtensa: Remove duplicate typedef of DisasContext
Peter Maydell
1
-2
/
+2
2018-01-11
target/xtensa: add de212 core
Max Filippov
5
-0
/
+15440
2018-01-11
target/xtensa: fix default sysrom/sysram addresses
Max Filippov
1
-4
/
+4
2018-01-09
target/xtensa: implement disassembler
Max Filippov
1
-0
/
+9
2018-01-09
target/xtensa: implement const16
Max Filippov
1
-0
/
+14
2018-01-09
target/xtensa: implement GPIO32
Max Filippov
2
-0
/
+54
2018-01-09
target/xtensa: implement salt/saltu
Max Filippov
1
-0
/
+18
2018-01-09
target/xtensa: add internal/noop SRs and opcodes
Max Filippov
2
-0
/
+35
2018-01-09
target/xtensa: drop DisasContext::litbase
Max Filippov
1
-22
/
+5
2018-01-09
target/xtensa: use libisa for instruction decoding
Max Filippov
3
-2144
/
+124
2017-12-18
target/xtensa: switch fsf to libisa
Max Filippov
2
-0
/
+9846
2017-12-18
target/xtensa: switch dc233c to libisa
Max Filippov
2
-0
/
+15236
2017-12-18
target/xtensa: switch dc232b to libisa
Max Filippov
2
-0
/
+14109
2017-12-18
target/xtensa: update import_core.sh script for libisa
Max Filippov
1
-0
/
+15
2017-12-18
target/xtensa: extract FPU2000 opcode translators
Max Filippov
2
-0
/
+375
2017-12-18
target/xtensa: extract core opcode translators
Max Filippov
2
-0
/
+3145
2017-12-18
target/xtensa: import libisa source
Max Filippov
4
-0
/
+1978
2017-12-18
target/xtensa: pass actual frame size to the entry helper
Max Filippov
2
-2
/
+2
2017-10-30
Merge remote-tracking branch 'remotes/ehabkost/tags/x86-and-machine-pull-requ...
Peter Maydell
3
-2
/
+6
2017-10-27
xtensa: cleanup cpu type name composition
Igor Mammedov
3
-2
/
+6
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-3
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
2017-10-24
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
1
-14
/
+14
2017-10-24
qom: Introduce CPUClass.tcg_initialize
Richard Henderson
1
-6
/
+1
2017-10-09
qom/cpu: move cpu_model null check to cpu_class_by_name()
Philippe Mathieu-Daudé
1
-4
/
+0
2017-09-26
target/xtensa: Use the pre-defined MEMTXATTRS_UNSPECIFIED macro
Alistair Francis
1
-2
/
+2
2017-09-06
target: [tcg] Use a generic enum for DISAS_ values
Lluís Vilanova
1
-0
/
+4
2017-09-01
xtensa: replace cpu_xtensa_init() with cpu_generic_init()
Igor Mammedov
3
-25
/
+4
[next]