index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
xtensa-semi.c
Age
Commit message (
Expand
)
Author
Files
Lines
2021-03-10
semihosting: Move include/hw/semihosting/ -> include/semihosting/
Philippe Mathieu-Daudé
1
-1
/
+1
2019-08-16
Clean up inclusion of sysemu/sysemu.h
Markus Armbruster
1
-1
/
+0
2019-06-10
target/xtensa: Use env_cpu, env_archcpu
Richard Henderson
1
-1
/
+1
2019-05-28
semihosting: move semihosting configuration into its own directory
Alex Bennée
1
-1
/
+1
2019-03-23
target/xtensa: don't announce exit simcall
Max Filippov
1
-1
/
+0
2018-09-17
target/xtensa: support input from chardev console
Max Filippov
1
-10
/
+61
2017-07-14
char: add backend hotswap handler
Anton Nefedov
1
-1
/
+1
2017-06-06
target/xtensa: support output to chardev console
Max Filippov
1
-14
/
+52
2017-06-06
target/xtensa: fix return value of read/write simcalls
Max Filippov
1
-5
/
+20
2017-06-06
target/xtensa: fix mapping direction in read/write simcalls
Max Filippov
1
-2
/
+2
2017-03-11
target/xtensa: fix semihosting argc/argv implementation
Max Filippov
1
-13
/
+36
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+318