index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-01-24
Merge remote-tracking branch 'remotes/xtensa/tags/20180122-xtensa' into staging
Peter Maydell
1
-2
/
+2
2018-01-22
target/xtensa: disas/xtensa: fix coverity warnings
Max Filippov
1
-2
/
+2
2018-01-12
target/xtensa: Remove duplicate typedef of DisasContext
Peter Maydell
1
-2
/
+2
2018-01-09
target/xtensa: implement const16
Max Filippov
1
-0
/
+14
2018-01-09
target/xtensa: implement GPIO32
Max Filippov
1
-0
/
+53
2018-01-09
target/xtensa: implement salt/saltu
Max Filippov
1
-0
/
+18
2018-01-09
target/xtensa: add internal/noop SRs and opcodes
Max Filippov
1
-0
/
+33
2018-01-09
target/xtensa: drop DisasContext::litbase
Max Filippov
1
-22
/
+5
2018-01-09
target/xtensa: use libisa for instruction decoding
Max Filippov
1
-2144
/
+84
2017-12-18
target/xtensa: extract FPU2000 opcode translators
Max Filippov
1
-0
/
+374
2017-12-18
target/xtensa: extract core opcode translators
Max Filippov
1
-0
/
+3121
2017-12-18
target/xtensa: pass actual frame size to the entry helper
Max Filippov
1
-1
/
+1
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-3
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
2017-10-24
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
1
-14
/
+14
2017-09-06
target: [tcg] Use a generic enum for DISAS_ values
Lluís Vilanova
1
-0
/
+4
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+2
2017-01-25
Merge remote-tracking branch 'remotes/xtensa/tags/20170124-xtensa' into staging
Peter Maydell
1
-78
/
+167
2017-01-16
target-xtensa: implement RER/WER instructions
Max Filippov
1
-2
/
+10
2017-01-15
target/xtensa: implement MEMCTL SR
Max Filippov
1
-0
/
+8
2017-01-15
target/xtensa: don't continue translation after exception
Max Filippov
1
-1
/
+4
2017-01-15
target/xtensa: support icount
Max Filippov
1
-45
/
+134
2017-01-15
target/xtensa: refactor CCOUNT/CCOMPARE
Max Filippov
1
-31
/
+12
2017-01-10
target-xtensa: Use clrsb helper
Richard Henderson
1
-10
/
+1
2017-01-10
target-xtensa: Use clz opcode
Richard Henderson
1
-2
/
+11
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+3225