| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2017-02-23 | target/xtensa: sim: instantiate local memories | Max Filippov | 1 | -0/+160 |
| 2017-01-16 | target-xtensa: implement RER/WER instructions | Max Filippov | 1 | -1/+6 |
| 2017-01-15 | target/xtensa: implement MEMCTL SR | Max Filippov | 1 | -0/+15 |
| 2017-01-15 | target/xtensa: fix ICACHE/DCACHE options detection | Max Filippov | 1 | -2/+2 |
| 2017-01-15 | target/xtensa: add static vectors selection | Max Filippov | 1 | -1/+10 |
| 2016-12-20 | Move target-* CPU file into a target/ folder | Thomas Huth | 1 | -0/+602 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |