index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
xtensa
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-05-21
Merge remote-tracking branch 'remotes/xtensa/tags/20190520-xtensa' into staging
Peter Maydell
1
-0
/
+1
2019-05-10
target/xtensa: get rid of centralized SR properties
Max Filippov
1
-0
/
+1
2019-05-10
tcg: Use CPUClass::tlb_fill in cputlb.c
Richard Henderson
1
-6
/
+0
2019-05-10
target/xtensa: Convert to CPUClass::tlb_fill
Richard Henderson
1
-13
/
+26
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
1
-3
/
+4
2019-02-28
target/xtensa: reorganize register handling in translators
Max Filippov
1
-0
/
+15
2019-02-18
target/xtensa: allow multiple names for single opcode
Max Filippov
1
-3
/
+13
2019-02-18
target/xtensa: don't require opcode table sorting
Max Filippov
1
-0
/
+42
2019-02-18
target/xtensa: move xtensa_finalize_config to xtensa_core_class_init
Max Filippov
1
-17
/
+19
2019-02-10
target/xtensa: don't specify windowed registers manually
Max Filippov
1
-0
/
+1
2019-01-24
target/xtensa: add qemu_cpu_kick to xtensa_runstall
Max Filippov
1
-1
/
+1
2019-01-13
target/xtensa: move non-HELPER functions to helper.c
Max Filippov
1
-3
/
+58
2019-01-13
target/xtensa: extract interrupt and exception helpers
Max Filippov
1
-127
/
+0
2019-01-13
target/xtensa: extract MMU helpers
Max Filippov
1
-487
/
+0
2018-10-01
target/xtensa: extract test for an illegal instruction
Max Filippov
1
-0
/
+6
2018-09-17
target/xtensa: convert to do_transaction_failed
Max Filippov
1
-7
/
+23
2018-08-19
target/xtensa: clean up gdbstub register handling
Max Filippov
1
-11
/
+1
2018-08-19
target/xtensa: fix gdbstub register counts
Max Filippov
1
-1
/
+3
2018-07-02
hw/xtensa: Use the IEC binary prefix definitions
Philippe Mathieu-Daudé
1
-2
/
+3
2018-03-16
target/xtensa: add linux-user support
Max Filippov
1
-0
/
+31
2018-03-13
target/xtensa: use correct number of registers in gdbstub
Max Filippov
1
-8
/
+20
2018-01-09
target/xtensa: use libisa for instruction decoding
Max Filippov
1
-0
/
+37
2017-10-27
xtensa: cleanup cpu type name composition
Igor Mammedov
1
-1
/
+1
2017-09-01
xtensa: replace cpu_xtensa_init() with cpu_generic_init()
Igor Mammedov
1
-22
/
+0
2017-03-09
target/xtensa: hold BQL for interrupt processing
Alex Bennée
1
-0
/
+1
2017-01-15
target/xtensa: implement RUNSTALL
Max Filippov
1
-0
/
+13
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+730