aboutsummaryrefslogtreecommitdiff
path: root/target/tricore
AgeCommit message (Expand)AuthorFilesLines
2023-08-24target/tricore: Replace gen_cond_w with tcg_gen_negsetcond_tlRichard Henderson1-10/+6
2023-07-25target/tricore: Rename tricore_featureBastian Koppelmann4-9/+9
2023-07-25other architectures: spelling fixesMichael Tokarev3-6/+6
2023-06-26target: Widen pc/cs_base in cpu_get_tb_cpu_stateAnton Johansson1-2/+2
2023-06-21target/tricore: Fix ICR.IE offset in RESTORE insnBastian Koppelmann1-1/+3
2023-06-21target/tricore: Honour privilege changes on PSW writeBastian Koppelmann1-1/+1
2023-06-21target/tricore: Implement privilege level for all insnsBastian Koppelmann1-10/+33
2023-06-21target/tricore: Introduce priv tb flagBastian Koppelmann2-11/+20
2023-06-21target/tricore: Indirect jump insns use tcg_gen_lookup_and_goto_ptr()Bastian Koppelmann1-1/+6
2023-06-21target/tricore: ENABLE exit to main-loopBastian Koppelmann1-0/+5
2023-06-21target/tricore: Introduce DISAS_TARGET_EXITBastian Koppelmann1-13/+12
2023-06-21target/tricore: Fix RR_JLI clobbering reg A[11]Bastian Koppelmann1-1/+1
2023-06-21target/tricore: Fix helper_ret() not correctly restoring PSWBastian Koppelmann1-4/+4
2023-06-21target/tricore: Add CHECK_REG_PAIR() for insn accessing 64 bit regsBastian Koppelmann1-2/+9
2023-06-21target/tricore: Correctly fix saving PSW.CDE to CSA on callBastian Koppelmann1-1/+6
2023-06-21target/tricore: Fix out-of-bounds index in imask instructionSiqi Chen1-0/+1
2023-06-21target/tricore: Add DISABLE insn variantBastian Koppelmann2-1/+11
2023-06-21target/tricore: Implement SYCSCALL insnBastian Koppelmann1-1/+1
2023-06-21target/tricore: Add shuffle insnBastian Koppelmann4-0/+46
2023-06-21target/tricore: Add crc32.b insnBastian Koppelmann4-0/+17
2023-06-21target/tricore: Add crc32l.w insnBastian Koppelmann4-5/+23
2023-06-21target/tricore: Add LHA insnBastian Koppelmann2-3/+20
2023-06-21target/tricore: Add popcnt.w insnBastian Koppelmann2-0/+8
2023-06-21target/tricore: Introduce ISA 1.6.2 featureBastian Koppelmann2-0/+14
2023-06-20meson: Replace softmmu_ss -> system_ssPhilippe Mathieu-Daudé1-2/+2
2023-06-20target/tricore: Remove pointless CONFIG_SOFTMMU guardPhilippe Mathieu-Daudé1-2/+0
2023-06-07target/tricore: Fix wrong PSW for call insnsBastian Koppelmann1-0/+2
2023-06-07target/tricore: Refactor PCXI/ICR register fieldsBastian Koppelmann4-56/+123
2023-06-05accel/tcg: Introduce translator_io_startRichard Henderson1-2/+0
2023-06-05tcg: Pass TCGHelperInfo to tcg_gen_callNRichard Henderson1-0/+5
2023-06-05target/*: Add missing includes of tcg/debug-assert.hRichard Henderson1-0/+1
2023-03-13target/tricore: Use min/max for saturateRichard Henderson1-11/+3
2023-03-13target/tricore: Avoid tcg_const_i32Richard Henderson1-63/+64
2023-03-13target/tricore: Drop some temp initializationRichard Henderson1-2/+2
2023-03-13target/tricore: Use setcondi instead of explicit allocationRichard Henderson1-5/+2
2023-03-13target/tricore: Rename t_off10 and use tcg_constant_i32Richard Henderson1-29/+27
2023-03-13target/tricore: Split t_n as constant from temp as variableRichard Henderson1-128/+140
2023-03-13target/tricore: Remove `NB_MMU_MODES` defineAnton Johansson1-1/+0
2023-03-07gdbstub: move register helpers into standalone includeAlex Bennée1-1/+1
2023-03-05target/tricore: Drop tcg_temp_freeRichard Henderson1-536/+4
2023-03-01accel/tcg: Pass max_insn to gen_intermediate_code by pointerRichard Henderson1-1/+1
2023-03-01target/tricore: Replace `tb_pc()` with `tb->pc`Anton Johansson1-1/+2
2023-02-27target/tricore: Remove unused fields from CPUTriCoreStatePhilippe Mathieu-Daudé1-11/+0
2023-02-08target/tricore: Fix OPC1_16_SRO_LD_H translationAnton Kochkov1-1/+1
2023-02-08target/tricore: Fix OPC2_32_BO_LD_BU_PREINCBastian Koppelmann1-1/+1
2023-02-08target/tricore: Fix OPC2_32_RRRR_DEXTRBastian Koppelmann1-3/+12
2023-02-08target/tricore: Fix RRPW_DEXTRBastian Koppelmann1-9/+3
2023-02-08target/tricore: Fix OPC2_32_RCRW_INSERT translationBastian Koppelmann1-2/+2
2023-02-08target/tricore: Fix OPC2_32_RCRW_IMASK translationBastian Koppelmann1-3/+3
2023-01-18bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plxPhilippe Mathieu-Daudé1-1/+1