index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
sparc
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-17
SPARC64: add icount support
Mark Cave-Ayland
1
-1
/
+110
2018-06-01
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
1
-8
/
+8
2018-05-09
target/sparc: convert to TranslatorOps
Emilio G. Cota
1
-88
/
+86
2018-05-09
target/sparc: convert to DisasContextBase
Emilio G. Cota
1
-47
/
+45
2018-05-09
target/sparc: convert to DisasJumpType
Emilio G. Cota
1
-12
/
+15
2018-03-08
sparc: fix leon3 casa instruction when MMU is disabled
KONRAD Frederic
1
-0
/
+5
2017-12-29
tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*
Richard Henderson
1
-1
/
+1
2017-10-27
Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into staging
Peter Maydell
1
-1
/
+1
2017-10-25
disas: Remove unused flags arguments
Richard Henderson
1
-1
/
+1
2017-10-24
tcg: Initialize cpu_env generically
Richard Henderson
1
-4
/
+0
2017-10-24
tcg: define tcg_init_ctx and make tcg_ctx a pointer
Emilio G. Cota
1
-1
/
+1
2017-10-24
target/sparc: check CF_PARALLEL instead of parallel_cpus
Emilio G. Cota
1
-1
/
+1
2017-10-24
tcg: convert tb->cflags reads to tb_cflags(tb)
Emilio G. Cota
1
-3
/
+3
2017-10-24
qom: Introduce CPUClass.tcg_initialize
Richard Henderson
1
-8
/
+1
2017-10-24
tcg: Remove GET_TCGV_* and MAKE_TCGV_*
Richard Henderson
1
-10
/
+5
2017-09-01
sparc: embed sparc_def_t into CPUSPARCState
Igor Mammedov
1
-1
/
+1
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+2
2017-07-19
target/sparc: optimize gen_op_mulscc() using deposit op
Philippe Mathieu-Daudé
1
-4
/
+1
2017-07-19
target/sparc: optimize various functions using extract op
Philippe Mathieu-Daudé
1
-10
/
+5
2017-03-02
target/sparc: Restore ldstub of odd asis
Richard Henderson
1
-2
/
+25
2017-01-18
target-sparc: add ST_BLKINIT_ ASIs for UA2005+ CPUs
Artyom Tarasenko
1
-0
/
+11
2017-01-18
target-sparc: use direct address translation in hyperprivileged mode
Artyom Tarasenko
1
-1
/
+1
2017-01-18
target-sparc: fix immediate UA2005 traps
Artyom Tarasenko
1
-1
/
+1
2017-01-18
target-sparc: implement UA2005 rdhpstate and wrhpstate instructions
Artyom Tarasenko
1
-2
/
+5
2017-01-18
target-sparc: implement UA2005 GL register
Artyom Tarasenko
1
-2
/
+1
2017-01-18
target-sparc: hypervisor mode takes over nucleus mode
Artyom Tarasenko
1
-1
/
+5
2017-01-18
target-sparc: implement UltraSPARC-T1 Strand status ASR
Artyom Tarasenko
1
-0
/
+11
2017-01-18
target-sparc: store cpu super- and hypervisor flags in TB
Artyom Tarasenko
1
-5
/
+19
2017-01-10
target-sparc: Use ctpop helper
Richard Henderson
1
-1
/
+1
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+5924