index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
sh4
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2019-08-20
configure: Define target access alignment in configure
tony.nguyen@bt.com
1
-2
/
+0
2019-06-12
Include qemu-common.h exactly where needed
Markus Armbruster
1
-1
/
+0
2019-06-10
cpu: Remove CPU_COMMON
Richard Henderson
1
-2
/
+0
2019-06-10
cpu: Introduce CPUNegativeOffsetState
Richard Henderson
1
-0
/
+1
2019-06-10
cpu: Move ENV_OFFSET to exec/gen-icount.h
Richard Henderson
1
-1
/
+0
2019-06-10
target/sh4: Use env_cpu, env_archcpu
Richard Henderson
1
-5
/
+0
2019-06-10
cpu: Replace ENV_GET_CPU with env_cpu
Richard Henderson
1
-2
/
+0
2019-06-10
cpu: Define ArchCPU
Richard Henderson
1
-0
/
+1
2019-06-10
cpu: Define CPUArchState with typedef
Richard Henderson
1
-2
/
+2
2019-06-10
tcg: Split out target/arch/cpu-param.h
Richard Henderson
1
-13
/
+1
2019-05-10
target/sh4: Convert to CPUClass::tlb_fill
Richard Henderson
1
-2
/
+3
2019-05-08
target/sh4: Fix LGPL information in the file headers
Thomas Huth
1
-1
/
+1
2019-04-18
qom/cpu: Simplify how CPUClass:cpu_dump_state() prints
Markus Armbruster
1
-2
/
+1
2019-04-18
target: Simplify how the TARGET_cpu_list() print
Markus Armbruster
1
-1
/
+1
2018-03-19
cpu: get rid of unused cpu_init() defines
Igor Mammedov
1
-2
/
+0
2018-03-19
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
1
-0
/
+1
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
1
-2
/
+0
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-1
/
+1
2017-12-18
target/sh4: Use cmpxchg for movco when parallel_cpus
Richard Henderson
1
-1
/
+3
2017-10-27
sh4: cleanup cpu type name composition
Igor Mammedov
1
-0
/
+3
2017-10-16
linux-user/sh4: Reduce TARGET_VIRT_ADDR_SPACE_BITS to 31
Richard Henderson
1
-1
/
+5
2017-09-01
sh4: replace cpu_sh4_init() with cpu_generic_init()
Igor Mammedov
1
-2
/
+1
2017-07-18
target/sh4: Handle user-space atomics
Richard Henderson
1
-3
/
+15
2017-07-18
target/sh4: Adjust TB_FLAG_PENDING_MOVCA
Richard Henderson
1
-3
/
+3
2017-07-18
target/sh4: Keep env->flags clean
Richard Henderson
1
-1
/
+1
2017-07-18
target/sh4: Introduce TB_FLAG_ENVFLAGS_MASK
Richard Henderson
1
-1
/
+3
2017-05-30
target/sh4: fix RTE instruction delay slot
Aurelien Jarno
1
-3
/
+10
2017-05-30
target/sh4: introduce DELAY_SLOT_MASK
Aurelien Jarno
1
-1
/
+2
2017-05-13
target/sh4: trap unaligned accesses
Aurelien Jarno
1
-0
/
+4
2017-05-13
target/sh4: move DELAY_SLOT_TRUE flag into a separate global
Aurelien Jarno
1
-8
/
+2
2017-05-13
target/sh4: do not include DELAY_SLOT_TRUE in the TB state
Aurelien Jarno
1
-2
/
+1
2017-05-13
target/sh4: get rid of DELAY_SLOT_CLEARME
Aurelien Jarno
1
-2
/
+1
2017-01-13
qom/cpu: move tlb_flush to cpu_common_reset
Alex Bennée
1
-0
/
+3
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+391