index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
s390x
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2020-11-05
target/s390x: fix execution with icount
Pavel Dovgalyuk
1
-0
/
+15
2020-10-02
s390x/tcg: Implement CIPHER MESSAGE WITH AUTHENTICATION (KMA)
David Hildenbrand
1
-0
/
+7
2020-10-02
s390x/tcg: Implement MULTIPLY SINGLE (MSC, MSGC, MSGRKC, MSRKC)
David Hildenbrand
1
-0
/
+19
2020-10-02
s390x/tcg: Implement BRANCH INDIRECT ON CONDITION (BIC)
David Hildenbrand
1
-0
/
+8
2020-10-02
s390x/tcg: Implement MULTIPLY (MG, MGRK)
David Hildenbrand
1
-0
/
+13
2020-10-02
s390x/tcg: Implement ADD HALFWORD (AGH)
David Hildenbrand
1
-0
/
+1
2020-10-02
s390x/tcg: Implement MONITOR CALL
David Hildenbrand
1
-0
/
+21
2020-08-21
meson: rename included C source files to .c.inc
Paolo Bonzini
1
-1
/
+1
2020-02-26
target/s390x/translate: Fix RNSBG instruction
Thomas Huth
1
-1
/
+1
2020-01-27
target/s390x: Remove DisasFields argument from extract_insn
Richard Henderson
1
-11
/
+8
2020-01-27
target/s390x: Move DisasFields into DisasContext
Richard Henderson
1
-12
/
+10
2020-01-27
target/s390x: Pass DisasContext to get_field and have_field
Richard Henderson
1
-269
/
+265
2020-01-27
target/s390x: Remove DisasFields argument from callbacks
Richard Henderson
1
-207
/
+210
2020-01-27
target/s390x: Move struct DisasFields definition earlier
Richard Henderson
1
-81
/
+83
2020-01-15
tcg: Search includes from the project root source directory
Philippe Mathieu-Daudé
1
-2
/
+2
2019-12-18
target/s390x: Implement LOAD/STORE TO REAL ADDRESS inline
Richard Henderson
1
-17
/
+4
2019-12-18
target/s390x: Split out helper_per_store_real
Richard Henderson
1
-0
/
+8
2019-10-09
target/s390x: Add ilen to unwind data
Richard Henderson
1
-3
/
+17
2019-09-23
s390x/tcg: Always use MMU_USER_IDX for CONFIG_USER_ONLY
David Hildenbrand
1
-0
/
+4
2019-09-23
s390x/tcg: MVST: Fix storing back the addresses to registers
David Hildenbrand
1
-2
/
+6
2019-09-03
tcg: TCGMemOp is now accelerator independent MemOp
Tony Nguyen
1
-3
/
+3
2019-06-07
s390x: Use uint64_t for vector registers
David Hildenbrand
1
-1
/
+1
2019-05-17
s390x/tcg: Implement VECTOR NAND
David Hildenbrand
1
-0
/
+1
2019-05-17
s390x/tcg: Implement VECTOR COMPARE *
David Hildenbrand
1
-0
/
+1
2019-05-13
target/s390x: Use tcg_gen_abs_i64
Richard Henderson
1
-7
/
+1
2019-04-24
tcg: Hoist max_insns computation to tb_gen_code
Richard Henderson
1
-2
/
+2
2019-03-11
s390x/tcg: Implement VECTOR LOAD WITH LENGTH
David Hildenbrand
1
-0
/
+7
2019-03-11
s390x/tcg: Implement VECTOR GENERATE BYTE MASK
David Hildenbrand
1
-0
/
+1
2019-03-11
s390x/tcg: Implement VECTOR GATHER ELEMENT
David Hildenbrand
1
-0
/
+2
2019-03-11
s390x/tcg: Check vector register instructions at central point
David Hildenbrand
1
-0
/
+12
2019-03-11
s390x/tcg: Define vector instruction formats
David Hildenbrand
1
-1
/
+38
2019-03-04
s390x/tcg: Implement rounding mode and XxC for LOAD ROUNDED
David Hildenbrand
1
-3
/
+21
2019-03-04
s390x/tcg: Implement XxC and checks for most FP instructions
David Hildenbrand
1
-63
/
+172
2019-03-04
s390x/tcg: Check for exceptions in SET BFP ROUNDING MODE
David Hildenbrand
1
-32
/
+24
2019-03-04
s390x/tcg: Implement LOAD COUNT TO BLOCK BOUNDARY
David Hildenbrand
1
-0
/
+19
2019-03-04
s390x/tcg: Implement LOAD LENGTHENED short HFP to long HFP
David Hildenbrand
1
-0
/
+6
2019-03-04
s390x/tcg: Factor out gen_addi_and_wrap_i64() from get_address()
David Hildenbrand
1
-15
/
+26
2019-03-04
s390x/tcg: Factor out vec_full_reg_offset()
David Hildenbrand
1
-2
/
+7
2019-03-04
s390x/tcg: Clarify terminology in vec_reg_offset()
David Hildenbrand
1
-5
/
+6
2019-03-04
s390x/tcg: Simplify disassembler operands initialization
David Hildenbrand
1
-7
/
+1
2019-02-18
target/s390x: Implement STCK et al for CONFIG_USER_ONLY
Richard Henderson
1
-0
/
+2
2019-02-04
s390x/tcg: Don't model FP registers as globals
David Hildenbrand
1
-50
/
+85
2019-01-30
target/s390x: Fix LGPL version in the file header comments
Thomas Huth
1
-1
/
+1
2018-10-18
target/s390x: Check HAVE_ATOMIC128 and HAVE_CMPXCHG128 at translate
Richard Henderson
1
-7
/
+18
2018-10-18
target/s390x: Skip wout, cout helpers if op helper does not return
Richard Henderson
1
-5
/
+15
2018-10-04
s390x/tcg: refactor specification checking
David Hildenbrand
1
-28
/
+6
2018-10-04
s390x/tcg: fix FP register pair checks
David Hildenbrand
1
-10
/
+10
2018-10-04
s390x/tcg: handle privileged instructions via flags
David Hildenbrand
1
-76
/
+7
2018-10-04
s390x/tcg: check for AFP-register, BFP and DFP data exceptions
David Hildenbrand
1
-0
/
+33
2018-10-04
s390x/tcg: add instruction flags for floating point instructions
David Hildenbrand
1
-0
/
+8
[next]