aboutsummaryrefslogtreecommitdiff
path: root/target/s390x/translate.c
AgeCommit message (Expand)AuthorFilesLines
2018-10-04target/s390x: exception on non-aligned LPSW(E)Pavel Zbitskiy1-2/+4
2018-08-28target/s390x: use regular spaces in translate.cPavel Zbitskiy1-2/+2
2018-08-28target/s390x: fix IPM polluting irrelevant bitsPavel Zbitskiy1-10/+7
2018-08-28target/s390x: fix CSST decoding and runtime alignment checkPavel Zbitskiy1-2/+2
2018-08-28target/s390x: add BAL and BALR instructionsPavel Zbitskiy1-7/+47
2018-07-02s390x/tcg: implement SET CLOCKDavid Hildenbrand1-0/+9
2018-06-01tcg: Pass tb and index to tcg_gen_exit_tb separatelyRichard Henderson1-5/+5
2018-05-09target/s390x: convert to TranslatorOpsEmilio G. Cota1-82/+80
2018-05-09target/s390x: convert to DisasContextBaseEmilio G. Cota1-72/+76
2018-05-09target/s390x: convert to DisasJumpTypeEmilio G. Cota1-635/+632
2018-05-09target/s390x: avoid integer overflow in next_page PC checkEmilio G. Cota1-3/+3
2018-02-26s390x/tcg: add various alignment checksDavid Hildenbrand1-1/+42
2018-02-26s390x/tcg: fix disabling/enabling DATDavid Hildenbrand1-3/+7
2018-02-09s390x/tcg: wire up pci instructionsCornelia Huck1-0/+102
2018-02-09s390x/tcg: implement TEST PENDING INTERRUPTIONDavid Hildenbrand1-0/+8
2018-01-22s390x/tcg: implement TEST PROTECTIONDavid Hildenbrand1-1/+1
2017-12-29tcg: Remove TCGV_UNUSED* and TCGV_IS_UNUSED*Richard Henderson1-22/+20
2017-12-14s390x/tcg: implement extract-CPU-time facilityDavid Hildenbrand1-0/+31
2017-12-14s390x/tcg: Implement SIGNAL ADAPTER instructionDavid Hildenbrand1-0/+8
2017-12-14s390x/tcg: Implement STORE CHANNEL PATH STATUSDavid Hildenbrand1-0/+7
2017-12-14s390x/tcg: wire up SET CHANNEL MONITORDavid Hildenbrand1-0/+7
2017-12-14s390x/tcg: wire up SET ADDRESS LIMITDavid Hildenbrand1-0/+7
2017-12-14s390x/tcg: implement Interlocked-Access Facility 2David Hildenbrand1-0/+63
2017-12-14s390x/tcg: ASI/ASGI/ALSI/ALSGI are atomic with Interlocked-acccess facility 1David Hildenbrand1-0/+21
2017-12-14s390x/tcg: wire up STORE CHANNEL REPORT WORDDavid Hildenbrand1-0/+8
2017-12-14s390x/tcg: indicate value of TODPR in STCKEDavid Hildenbrand1-0/+5
2017-12-14s390x/tcg: implement SET CLOCK PROGRAMMABLE FIELDDavid Hildenbrand1-0/+7
2017-12-14s390x/tcg: drop potential_page_fault()David Hildenbrand1-7/+2
2017-12-14s390x/tcg: use s390_program_interrupt() in STSIDavid Hildenbrand1-1/+0
2017-12-14s390x/tcg: use s390_program_interrupt() in per_check_exception()David Hildenbrand1-3/+0
2017-12-14s390x/tcg: use s390_program_interrupt() in DIAGDavid Hildenbrand1-3/+0
2017-12-14s390x/tcg: use s390_program_interrupt() in SCLP Service CallDavid Hildenbrand1-1/+0
2017-12-14s390x/tcg: io instructions don't need potential_page_fault()David Hildenbrand1-10/+0
2017-11-09target/s390x: Finish implementing RISBGNRichard Henderson1-6/+3
2017-10-27Merge remote-tracking branch 'remotes/rth/tags/pull-dis-20171026' into stagingPeter Maydell1-1/+1
2017-10-25disas: Remove unused flags argumentsRichard Henderson1-1/+1
2017-10-24tcg: Initialize cpu_env genericallyRichard Henderson1-6/+0
2017-10-24tcg: define tcg_init_ctx and make tcg_ctx a pointerEmilio G. Cota1-1/+1
2017-10-24target/s390x: check CF_PARALLEL instead of parallel_cpusEmilio G. Cota1-5/+21
2017-10-24tcg: convert tb->cflags reads to tb_cflags(tb)Emilio G. Cota1-4/+4
2017-10-20s390x/tcg: refactor stfl(e) to use s390_get_feat_block()David Hildenbrand1-1/+0
2017-10-20s390x/tcg: switch to new SIGP handling codeDavid Hildenbrand1-2/+3
2017-10-20s390x/tcg: take care of external interrupt subclassesDavid Hildenbrand1-2/+4
2017-10-10tcg: remove addr argument from lookup_tb_ptrEmilio G. Cota1-1/+1
2017-10-06s390x/tcg: make stora(g) use the new _real mmuDavid Hildenbrand1-2/+0
2017-10-06s390x/tcg: make lura(g) use the new _real mmu.David Hildenbrand1-2/+0
2017-10-06s390x/tcg: add basic MSA featuresDavid Hildenbrand1-0/+56
2017-10-06s390x/tcg: implement spm (SET PROGRAM MASK)David Hildenbrand1-0/+11
2017-09-19target/s390x: use "core-id" for cpu number/address/id handlingDavid Hildenbrand1-4/+1
2017-09-06target: [tcg] Use a generic enum for DISAS_ valuesLluĂ­s Vilanova1-1/+2