index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
rx
Age
Commit message (
Expand
)
Author
Files
Lines
2021-05-26
hw/core: Constify TCGCPUOps
Richard Henderson
1
-1
/
+1
2021-05-26
cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOps
Philippe Mathieu-Daudé
1
-1
/
+1
2021-05-26
cpu: Introduce SysemuCPUOps structure
Philippe Mathieu-Daudé
1
-0
/
+10
2021-05-02
Do not include sysemu/sysemu.h if it's not really necessary
Thomas Huth
1
-1
/
+0
2021-02-05
cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClass
Claudio Fontana
1
-5
/
+15
2021-02-05
cpu: move cc->do_interrupt to tcg_ops
Claudio Fontana
1
-1
/
+1
2021-02-05
cpu: Move tlb_fill to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Move cpu_exec_* to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Move synchronize_from_tb() to tcg_ops
Eduardo Habkost
1
-1
/
+1
2021-02-05
cpu: Introduce TCGCpuOperations struct
Eduardo Habkost
1
-1
/
+1
2021-01-29
target/rx: Fix compiler errors for build with sanitizers
Stefan Weil
1
-6
/
+6
2021-01-07
tcg: Make tb arg to synchronize_from_tb const
Richard Henderson
1
-1
/
+2
2020-10-27
target/rx: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-10-27
target/rx: Fix some comment spelling errors
Lichang Zhao
2
-2
/
+2
2020-09-18
qom: Remove module_obj_name parameter from OBJECT_DECLARE* macros
Eduardo Habkost
1
-1
/
+1
2020-09-09
Use OBJECT_DECLARE_TYPE where possible
Eduardo Habkost
1
-4
/
+2
2020-09-09
Use DECLARE_*CHECKER* macros
Eduardo Habkost
1
-6
/
+2
2020-09-09
Move QOM typedefs and add missing includes
Eduardo Habkost
1
-2
/
+4
2020-09-02
rx: Move typedef RXCPU to cpu-qom.h
Eduardo Habkost
2
-1
/
+1
2020-09-02
rx: Rename QOM type check macros
Eduardo Habkost
5
-15
/
+15
2020-08-21
meson: target
Paolo Bonzini
4
-13
/
+18
2020-08-21
meson: rename included C source files to .c.inc
Paolo Bonzini
3
-5
/
+5
2020-04-07
target/rx/translate: Add missing fall through comment
Philippe Mathieu-Daudé
1
-0
/
+1
2020-03-19
target/rx: Dump bytes for each insn during disassembly
Richard Henderson
1
-1
/
+15
2020-03-19
target/rx: Collect all bytes during disassembly
Richard Henderson
1
-20
/
+42
2020-03-19
target/rx: Emit all disassembly in one prt()
Richard Henderson
1
-36
/
+39
2020-03-19
target/rx: Use prt_ldmi for XCHG_mr disassembly
Richard Henderson
1
-7
/
+1
2020-03-19
target/rx: Replace operand with prt_ldmi in disassembler
Richard Henderson
1
-50
/
+27
2020-03-19
target/rx: Disassemble rx_index_addr into a string
Richard Henderson
1
-99
/
+55
2020-03-19
target/rx: RX disassembler
Yoshinori Sato
1
-0
/
+1480
2020-03-19
target/rx: CPU definitions
Yoshinori Sato
7
-6
/
+612
2020-03-19
target/rx: TCG helpers
Yoshinori Sato
3
-0
/
+650
2020-03-19
target/rx: TCG translation
Yoshinori Sato
3
-0
/
+3065