aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-11-07target/riscv: Add "pmu-mask" property to replace "pmu-num"Rob Bradford5-12/+51
2023-11-07target/riscv: Use existing PMU counter mask in FDT generationRob Bradford2-6/+2
2023-11-07target/riscv: Don't assume PMU counters are continuousRob Bradford1-2/+3
2023-11-07target/riscv: Propagate error from PMU setupRob Bradford3-12/+18
2023-11-07target/riscv: cpu: Set the OpenTitan priv to 1.12.0Alistair Francis1-1/+1
2023-11-07target/riscv: Move vector crypto extensions to riscv_cpu_extensionsMax Chou1-18/+18
2023-11-07target/riscv: Expose Zvks[c|g] extnesion propertiesMax Chou1-0/+6
2023-11-07target/riscv: Add cfg properties for Zvks[c|g] extensionsMax Chou2-0/+20
2023-11-07target/riscv: Expose Zvkn[c|g] extnesion propertiesMax Chou1-0/+6
2023-11-07target/riscv: Add cfg properties for Zvkn[c|g] extensionsMax Chou2-0/+23
2023-11-07target/riscv: Expose Zvkb extension propertyMax Chou1-0/+2
2023-11-07target/riscv: Replace Zvbb checking by ZvkbMax Chou1-13/+24
2023-11-07target/riscv: Add cfg property for Zvkb extensionMax Chou2-3/+4
2023-11-07target/riscv: Expose Zvkt extension propertyMax Chou1-0/+2
2023-11-07target/riscv: Add cfg property for Zvkt extensionMax Chou2-0/+6
2023-11-07target/riscv: correct csr_ops[CSR_MSECCFG]Heinrich Schuchardt1-2/+5
2023-11-07target/riscv/kvm: add zicsr, zifencei, zba, zbs, svnapotDaniel Henrique Barboza1-0/+5
2023-11-07target/riscv/kvm: add zihpm regDaniel Henrique Barboza1-0/+1
2023-11-07target/riscv: add zihpm extension flag for TCGDaniel Henrique Barboza3-0/+17
2023-11-07target/riscv/kvm: add zicntr regDaniel Henrique Barboza1-0/+1
2023-11-07target/riscv: add zicntr extension flag for TCGDaniel Henrique Barboza4-0/+25
2023-11-07target/riscv: pmp: Ignore writes when RW=01Mayuresh Chitale1-0/+5
2023-11-07target/riscv: pmp: Clear pmp/smepmp bits on resetMayuresh Chitale3-0/+23
2023-11-07Add epmp to extensions list and rename it to smepmpHimanshu Chauhan5-17/+15
2023-11-07target/riscv/riscv-qmp-cmds.c: check CPU accel in query-cpu-model-expansionDaniel Henrique Barboza1-0/+20
2023-11-07target/riscv: add riscv_cpu_accelerator_compatible()Daniel Henrique Barboza4-1/+17
2023-11-07target/riscv: handle custom props in qmp_query_cpu_model_expansionDaniel Henrique Barboza1-0/+65
2023-11-07target/riscv/tcg: add tcg_cpu_finalize_features()Daniel Henrique Barboza4-30/+53
2023-11-07qapi,risc-v: add query-cpu-model-expansionDaniel Henrique Barboza1-0/+75
2023-11-07target/riscv/kvm/kvm-cpu.c: add missing property getters()Daniel Henrique Barboza1-3/+37
2023-11-07target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.Rajnesh Kanwal5-32/+236
2023-11-07target/riscv: Add M-mode virtual interrupt and IRQ filtering support.Rajnesh Kanwal6-38/+291
2023-11-07target/riscv: Split interrupt logic from riscv_cpu_update_mip.Rajnesh Kanwal2-7/+19
2023-11-07target/riscv: Set VS* bits to one in mideleg when H-Ext is enabledRajnesh Kanwal1-1/+6
2023-11-07target/riscv: Check for async flag in case of RISCV_EXCP_SEMIHOST.Rajnesh Kanwal1-6/+4
2023-11-07target/riscv: Without H-mode mask all HS mode inturrupts in mie.Rajnesh Kanwal1-1/+1
2023-11-07target/riscv: rename ext_icboz to ext_zicbozDaniel Henrique Barboza4-11/+11
2023-11-07target/riscv: rename ext_icbom to ext_zicbomDaniel Henrique Barboza4-11/+11
2023-11-07target/riscv: rename ext_icsr to ext_zicsrDaniel Henrique Barboza5-21/+21
2023-11-07target/riscv: rename ext_ifencei to ext_zifenceiDaniel Henrique Barboza4-17/+17
2023-10-25kvm: require KVM_IRQFD for kernel irqchipPaolo Bonzini1-1/+1
2023-10-12target/riscv: Fix vfwmaccbf16.vfMax Chou1-1/+1
2023-10-12target/riscv: deprecate capital 'Z' CPU propertiesDaniel Henrique Barboza3-12/+59
2023-10-12target/riscv: Use env_archcpu for better performanceRichard W.M. Jones1-2/+1
2023-10-12target/riscv/tcg: remove RVG warningDaniel Henrique Barboza1-1/+0
2023-10-12target/riscv/kvm: support KVM_GET_REG_LISTDaniel Henrique Barboza1-1/+95
2023-10-12target/riscv/kvm: improve 'init_multiext_cfg' error msgDaniel Henrique Barboza1-2/+2
2023-10-12target/riscv/tcg-cpu.c: add extension properties for all cpusDaniel Henrique Barboza1-14/+50
2023-10-12target/riscv: add riscv_cpu_get_name()Daniel Henrique Barboza3-1/+15
2023-10-12target/riscv/cpu: move priv spec functions to tcg-cpu.cDaniel Henrique Barboza3-40/+38
generated by cgit v1.1 at 2025-02-14 14:41:49 +0000