aboutsummaryrefslogtreecommitdiff
path: root/target/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-05-05target/riscv: add Ventana's Veyron V1 CPURahul Pathak3-0/+43
2023-05-05riscv: Make sure an exception is raised if a pte is malformedAlexandre Ghiti2-4/+12
2023-05-05target/riscv: Fix Guest Physical Address TranslationIrina Ryapolova1-9/+16
2023-05-05target/riscv: Restore the predicate() NULL check behaviorBin Meng1-2/+9
2023-05-05target/riscv: add TYPE_RISCV_DYNAMIC_CPUDaniel Henrique Barboza3-5/+21
2023-05-05target/riscv: add query-cpy-definitions supportDaniel Henrique Barboza2-1/+55
2023-05-05target/riscv: add CPU QOM headerDaniel Henrique Barboza2-45/+71
2023-05-05target/riscv: Reorg sum check in get_physical_addressRichard Henderson1-11/+11
2023-05-05target/riscv: Reorg access check in get_physical_addressRichard Henderson1-33/+36
2023-05-05target/riscv: Merge checks for reserved pte flagsRichard Henderson1-6/+6
2023-05-05target/riscv: Don't modify SUM with is_debugRichard Henderson1-1/+1
2023-05-05target/riscv: Suppress pte update with is_debugRichard Henderson1-1/+1
2023-05-05target/riscv: Move leaf pte processing out of level loopRichard Henderson1-111/+123
2023-05-05target/riscv: Hoist pbmte and hade out of the level loopRichard Henderson1-8/+8
2023-05-05target/riscv: Hoist second stage mode change to callersRichard Henderson1-10/+2
2023-05-05target/riscv: Check SUM in the correct registerRichard Henderson2-5/+13
2023-05-05target/riscv: Set MMU_2STAGE_BIT in riscv_cpu_mmu_indexRichard Henderson2-37/+18
2023-05-05target/riscv: Move hstatus.spvp check to check_access_hlsvRichard Henderson2-10/+2
2023-05-05target/riscv: Introduce mmuidx_2stageRichard Henderson3-15/+11
2023-05-05target/riscv: Introduce mmuidx_privRichard Henderson2-5/+10
2023-05-05target/riscv: Introduce mmuidx_sumRichard Henderson2-1/+6
2023-05-05target/riscv: Rename MMU_HYP_ACCESS_BIT to MMU_2STAGE_BITRichard Henderson3-4/+6
2023-05-05target/riscv: Handle HLV, HSV via helpersRichard Henderson6-109/+165
2023-05-05target/riscv: Use cpu_ld*_code_mmu for HLVXRichard Henderson1-2/+11
2023-05-05target/riscv: Reduce overhead of MSTATUS_SUM changeFei Wu6-10/+35
2023-05-05target/riscv: Separate priv from mmu_idxFei Wu5-16/+8
2023-05-05target/riscv: Add a tb flags field for vstartLIU Zhiwei4-9/+11
2023-05-05target/riscv: Remove mstatus_hs_{fs, vs} from tb_flagsRichard Henderson3-48/+33
2023-05-05target/riscv: Encode the FS and VS on a normal way for tb flagsLIU Zhiwei5-36/+32
2023-05-05target/riscv: Add a general status enum for extensionsLIU Zhiwei4-16/+20
2023-05-05target/riscv: Extract virt enabled state from tb flagsLIU Zhiwei3-9/+4
2023-05-05target/riscv: fix H extension TVM trapYi Chen2-27/+41
2023-05-05target/riscv: Use check for relationship between Zdinx/Zhinx{min} and ZfinxWeiwei Li1-2/+3
2023-05-05target/riscv: Legalize MPP value in write_mstatusWeiwei Li2-6/+34
2023-05-05target/riscv: Use PRV_RESERVED instead of PRV_HWeiwei Li5-5/+5
2023-05-05target/riscv: Fix the mstatus.MPP value after executing MRETWeiwei Li1-1/+2
2023-05-05target/riscv/cpu.c: redesign register_cpu_props()Daniel Henrique Barboza2-35/+11
2023-05-05target/riscv: add RVG and remove cpu->cfg.ext_gDaniel Henrique Barboza2-10/+9
2023-05-05target/riscv: remove cfg.ext_g setup from rv64_thead_c906_cpu_init()Daniel Henrique Barboza1-2/+1
2023-05-05target/riscv: remove riscv_cpu_sync_misa_cfg()Daniel Henrique Barboza1-52/+0
2023-05-05target/riscv: remove cpu->cfg.ext_vDaniel Henrique Barboza2-8/+5
2023-05-05target/riscv: remove cpu->cfg.ext_jDaniel Henrique Barboza2-4/+3
2023-05-05target/riscv: remove cpu->cfg.ext_hDaniel Henrique Barboza2-6/+5
2023-05-05target/riscv: remove cpu->cfg.ext_uDaniel Henrique Barboza2-6/+4
2023-05-05target/riscv: remove cpu->cfg.ext_sDaniel Henrique Barboza2-7/+5
2023-05-05target/riscv: remove cpu->cfg.ext_mDaniel Henrique Barboza2-6/+5
2023-05-05target/riscv: remove cpu->cfg.ext_eDaniel Henrique Barboza3-7/+6
2023-05-05target/riscv: remove cpu->cfg.ext_iDaniel Henrique Barboza2-9/+7
2023-05-05target/riscv: remove cpu->cfg.ext_fDaniel Henrique Barboza2-14/+13
2023-05-05target/riscv: remove cpu->cfg.ext_dDaniel Henrique Barboza2-10/+8
generated by cgit v1.1 at 2025-01-01 10:52:22 +0000