aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/cpu.h
AgeCommit message (Expand)AuthorFilesLines
2022-02-16target/riscv: add support for svinval extensionWeiwei Li1-0/+1
2022-02-16target/riscv: Ignore reserved bits in PTE for RV64Guo Ren1-0/+15
2022-02-16target/riscv: Allow users to force enable AIA CSRs in HARTAnup Patel1-0/+1
2022-02-16target/riscv: Implement AIA xiselect and xireg CSRsAnup Patel1-0/+7
2022-02-16target/riscv: Implement AIA hvictl and hviprioX CSRsAnup Patel1-0/+2
2022-02-16target/riscv: Implement AIA CSRs for 64 local interrupts on RV32Anup Patel1-7/+7
2022-02-16target/riscv: Implement AIA local interrupt prioritiesAnup Patel1-0/+12
2022-02-16target/riscv: Allow AIA device emulation to set ireg rmw callbackAnup Patel1-0/+23
2022-02-16target/riscv: Add AIA cpu featureAnup Patel1-1/+2
2022-02-16target/riscv: Allow setting CPU feature from machine/device emulationAnup Patel1-0/+5
2022-02-16target/riscv: Implement hgeie and hgeip CSRsAnup Patel1-0/+5
2022-02-16target/riscv: Add XVentanaCondOps custom extensionPhilipp Tomsich1-0/+3
2022-02-16target/riscv: refactor (anonymous struct) RISCVCPU.cfg into 'struct RISCVCPUC...Philipp Tomsich1-37/+41
2022-01-21target/riscv: Remove VILL field in VTYPELIU Zhiwei1-1/+0
2022-01-21target/riscv: Adjust vsetvl according to XLENLIU Zhiwei1-0/+5
2022-01-21target/riscv: Split out the vill from vtypeLIU Zhiwei1-0/+1
2022-01-21target/riscv: Split pm_enabled into mask and baseLIU Zhiwei1-1/+2
2022-01-21target/riscv: Create current pm fields in envLIU Zhiwei1-0/+4
2022-01-21target/riscv: Create xl field in envLIU Zhiwei1-0/+31
2022-01-21target/riscv: rvv-1.0: Add Zve32f extension into RISC-VFrank Chang1-0/+1
2022-01-21target/riscv: rvv-1.0: Add Zve64f extension into RISC-VFrank Chang1-0/+1
2022-01-21target/riscv: Add kvm_riscv_get/put_regs_timerYifei Jiang1-0/+7
2022-01-21target/riscv: Add host cpu typeYifei Jiang1-0/+1
2022-01-21target/riscv: Support start kernel directly by KVMYifei Jiang1-0/+3
2022-01-08target/riscv: Implement the stval/mtval illegal instructionAlistair Francis1-0/+2
2022-01-08target/riscv: actual functions to realize crs 128-bit insnsFrédéric Pétrot1-0/+7
2022-01-08target/riscv: helper functions to wrap calls to 128-bit csr insnsFrédéric Pétrot1-0/+5
2022-01-08target/riscv: adding high part of some csrsFrédéric Pétrot1-0/+4
2022-01-08target/riscv: support for 128-bit M extensionFrédéric Pétrot1-0/+3
2022-01-08target/riscv: setup everything for rv64 to support rv128 executionFrédéric Pétrot1-0/+1
2022-01-08target/riscv: array for the 64 upper bits of 128-bit registersFrédéric Pétrot1-0/+2
2021-12-20target/riscv: gdb: support vector registers for rv64 & rv32Hsiangkai Wang1-0/+1
2021-12-20target/riscv: rvv-1.0: relax RV_VLEN_MAX to 1024-bitsFrank Chang1-1/+1
2021-12-20target/riscv: rvv-1.0: take fractional LMUL into vector max elements calculationFrank Chang1-9/+18
2021-12-20target/riscv: rvv-1.0: add VMA and VTAFrank Chang1-0/+2
2021-12-20target/riscv: rvv-1.0: add fractional LMULFrank Chang1-12/+14
2021-12-20target/riscv: rvv-1.0: add translation-time vector context statusFrank Chang1-2/+3
2021-12-20target/riscv: rvv-1.0: add mstatus VS fieldLIU Zhiwei1-0/+2
2021-12-20target/riscv: drop vector 0.7.1 and add 1.0 supportFrank Chang1-1/+1
2021-12-20target/riscv: zfh: implement zfhmin extensionFrank Chang1-0/+1
2021-12-20target/riscv: zfh: half-precision load and storeKito Cheng1-0/+1
2021-10-29target/riscv: remove force HS exceptionJose Martins1-2/+0
2021-10-28target/riscv: Implement address masking functions required for RISC-V Pointer...Anatoly Parshintsev1-0/+2
2021-10-28target/riscv: Support CSRs required for RISC-V PM extension except for the h-...Alexey Baturo1-0/+11
2021-10-28target/riscv: Add J-extension into RISC-VAlexey Baturo1-0/+2
2021-10-22target/riscv: Add MXL/SXL/UXL to TB_FLAGSRichard Henderson1-0/+2
2021-10-22target/riscv: Replace riscv_cpu_is_32bit with riscv_cpu_mxlRichard Henderson1-1/+8
2021-10-22target/riscv: Split misa.mxl and misa.extRichard Henderson1-7/+8
2021-10-22target/riscv: Move cpu_get_tb_cpu_state out of lineRichard Henderson1-45/+2
2021-10-22target/riscv: fix TB_FLAGS bits overlapping bug for rvv/rvhFrank Chang1-7/+7
generated by cgit v1.1 at 2025-01-24 05:53:24 +0000