aboutsummaryrefslogtreecommitdiff
path: root/target/riscv/Makefile.objs
AgeCommit message (Expand)AuthorFilesLines
2020-07-02target/riscv: add vector configure instructionLIU Zhiwei1-1/+1
2019-09-17riscv: hmp: Add a command to show virtual memory mappingsBin Meng1-0/+4
2019-09-17target/riscv/pmp: Restrict priviledged PMP to system-mode emulationPhilippe Mathieu-Daudé1-1/+2
2019-05-24target/riscv: Split RVC32 and RVC64 insns into separate filesRichard Henderson1-3/+6
2019-05-24target/riscv: Use --static-decode for decodetreeRichard Henderson1-4/+4
2019-03-13target/riscv: Convert quadrant 0 of RVXC insns to decodetreeBastian Koppelmann1-1/+8
2019-03-13target/riscv: Convert RV64I load/store insns to decodetreeBastian Koppelmann1-3/+5
2019-03-13target/riscv: Activate decodetree and implemnt LUI & AUIPCBastian Koppelmann1-0/+10
2019-01-08RISC-V: Implement modular CSR helper interfaceMichael Clark1-1/+1
2018-10-17RISC-V: Move non-ops from op_helper to cpu_helperMichael Clark1-1/+1
2018-03-07RISC-V Build InfrastructureMichael Clark1-0/+1