aboutsummaryrefslogtreecommitdiff
path: root/target/ppc
AgeCommit message (Expand)AuthorFilesLines
2021-02-05cpu: tcg_ops: move to tcg-cpu-ops.h, keep a pointer in CPUClassClaudio Fontana1-12/+21
2021-02-05cpu: move do_unaligned_access to tcg_opsClaudio Fontana1-1/+1
2021-02-05cpu: move cc->do_interrupt to tcg_opsClaudio Fontana1-1/+1
2021-02-05cpu: Move tlb_fill to tcg_opsEduardo Habkost1-1/+1
2021-02-05cpu: Move cpu_exec_* to tcg_opsEduardo Habkost1-6/+10
2021-02-05cpu: Introduce TCGCpuOperations structEduardo Habkost1-1/+1
2020-12-19migration: Replace migration's JSON writer by the general oneMarkus Armbruster1-5/+5
2020-12-19qapi: Use QAPI_LIST_PREPEND() where possibleEric Blake1-10/+2
2020-12-14target/ppc: Introduce an mmu_is_64bit() helperGreg Kurz7-12/+17
2020-12-14ppc/translate: Use POWERPC_MMU_64 to detect 64-bit MMU modelsStephane Duverger1-2/+2
2020-12-14target/ppc: Remove "compat" property of server class POWER CPUsGreg Kurz1-59/+0
2020-12-14ppc/translate: Rewrite gen_lxvdsx to use gvec primitivesGiuseppe Musacchio1-23/+23
2020-12-14ppc/translate: Raise exceptions after setting the ccGiuseppe Musacchio1-14/+14
2020-12-14ppc/translate: Delay NaN checking after comparisonGiuseppe Musacchio1-38/+42
2020-12-14ppc/translate: Turn the helper macros into functionsGiuseppe Musacchio1-105/+123
2020-12-14ppc/translate: Fix unordered f64/f128 comparisonsGiuseppe Musacchio1-10/+22
2020-12-14target/ppc: replaced the TODO with LOG_UNIMP and add break for silence warningsChen Qun1-2/+3
2020-11-24ppc/translate: Implement lxvwsx opcodeLemonBoy2-0/+31
2020-11-15powerpc tcg: Fix Lesser GPL version numberChetan Pant24-24/+24
2020-11-13hmp: Pass monitor to mon_get_cpu_env()Kevin Wolf1-5/+5
2020-11-13hmp: Pass monitor to MonitorDef.get_value()Kevin Wolf1-4/+8
2020-11-05target/ppc/excp_helper: Add a fallthrough for fix compiler warningChen Qun1-0/+1
2020-10-28ppc/: fix some comment spelling errorszhaolichang9-14/+14
2020-10-28target/ppc: Fix kvmppc_load_htab_chunk() error reportingGreg Kurz2-8/+8
2020-10-28spapr: Unrealize vCPUs with qdev_unrealize()Greg Kurz1-0/+2
2020-10-09ppc: Fix return value in cpu_post_load() error pathGreg Kurz1-4/+5
2020-10-09ppc: Add a return value to ppc_set_compat() and ppc_set_compat_all()Greg Kurz2-13/+17
2020-09-22qom: simplify object_find_property / object_class_find_propertyDaniel P. Berrangé1-1/+1
2020-09-18qom: Remove module_obj_name parameter from OBJECT_DECLARE* macrosEduardo Habkost1-1/+1
2020-09-18target/ppc: Set instance_align on PowerPCCPU TypeInfoRichard Henderson1-0/+1
2020-09-11Merge remote-tracking branch 'remotes/ehabkost/tags/machine-next-pull-request...Peter Maydell2-17/+8
2020-09-09trace-events: Delete unused trace pointsMarkus Armbruster1-1/+0
2020-09-09Use OBJECT_DECLARE_TYPE where possibleEduardo Habkost1-4/+2
2020-09-09Use DECLARE_*CHECKER* macrosEduardo Habkost2-14/+4
2020-09-09Move QOM typedefs and add missing includesEduardo Habkost2-3/+6
2020-09-01target/ppc: Remove superfluous breaksLiao Pingfang1-5/+0
2020-08-24Merge remote-tracking branch 'remotes/dgibson/tags/ppc-for-5.2-20200818' into...Peter Maydell8-54/+197
2020-08-21meson: targetPaolo Bonzini2-20/+37
2020-08-21meson: rename included C source files to .c.incPaolo Bonzini14-12/+12
2020-08-21trace: switch position of headers to what Meson requiresPaolo Bonzini1-0/+1
2020-08-13target/ppc: Integrate icount to purr, vtb, and tbu40Gustavo Romero1-0/+30
2020-08-12target/ppc: Fix SPE unavailable exception triggeringMatthieu Bucchianeri1-33/+64
2020-08-12target/ppc: add vmulh{su}d instructionsLijun Pan4-0/+22
2020-08-12target/ppc: add vmulh{su}w instructionsLijun Pan4-2/+29
2020-08-12target/ppc: add vmulld instructionLijun Pan2-0/+5
2020-08-12target/ppc: convert vmuluwm to tcg_gen_gvec_mulLijun Pan3-15/+1
2020-08-12target/ppc: add byte-reverse br[dwh] instructionsLijun Pan1-0/+40
2020-08-12target/ppc: Enable Power ISA 3.1Lijun Pan2-2/+2
2020-08-12target/ppc: Introduce Power ISA 3.1 flagLijun Pan1-0/+2
2020-08-12target/ppc: Fix TCG leak with the evmwsmiaa instructionMatthieu Bucchianeri1-2/+2
generated by cgit v1.1 at 2024-12-27 19:35:23 +0000