index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
ppc
/
helper.h
Age
Commit message (
Expand
)
Author
Files
Lines
2018-11-08
target/ppc: add external PID support
Roman Kapl
1
-0
/
+4
2018-10-18
target/ppc: Convert to HAVE_CMPXCHG128 and HAVE_ATOMIC128
Richard Henderson
1
-1
/
+1
2018-08-21
target/ppc: Use non-arithmetic conversions for fp load/store
Richard Henderson
1
-2
/
+2
2018-08-21
target/ppc: Tidy helper_fsqrt
Richard Henderson
1
-1
/
+1
2018-08-21
target/ppc: Tidy helper_fadd, helper_fsub
Richard Henderson
1
-2
/
+2
2018-08-21
target/ppc: Tidy helper_fmul
Richard Henderson
1
-1
/
+1
2018-08-21
target/ppc: Honor fpscr_ze semantics and tidy fdiv
Richard Henderson
1
-1
/
+1
2018-07-03
target/ppc: Use atomic cmpxchg for STQCX
Richard Henderson
1
-0
/
+2
2018-07-03
target/ppc: Use atomic store for STQ
Richard Henderson
1
-0
/
+4
2018-07-03
target/ppc: Use atomic load for LQ and LQARX
Richard Henderson
1
-0
/
+5
2018-06-12
target/ppc: Allow privileged access to SPR_PCR
Joel Stanley
1
-0
/
+1
2018-05-04
target/ppc: add basic support for PTCR on POWER9
Cédric Le Goater
1
-0
/
+1
2018-01-20
target/ppc: add support for hypervisor doorbells on book3s CPUs
Cédric Le Goater
1
-0
/
+2
2017-04-26
target/ppc: Flush TLB on write to PIDR
Suraj Jitindar Singh
1
-0
/
+1
2017-02-22
target-ppc: Add xscvqpudz and xscvqpuwz instructions
Bharata B Rao
1
-0
/
+2
2017-02-22
target-ppc: add slbieg instruction
Nikunj A Dadhania
1
-0
/
+1
2017-02-22
target-ppc: Add xsmaxjdp and xsminjdp instructions
Bharata B Rao
1
-0
/
+2
2017-02-22
target-ppc: Add xsmaxcdp and xsmincdp instructions
Bharata B Rao
1
-0
/
+2
2017-02-22
ppc: implement xssubqp instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-02-22
ppc: implement xssqrtqp instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-02-22
ppc: implement xsrqpxp instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-02-22
ppc: implement xsrqpi[x] instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-02-02
target-ppc: Add xststdc[sp, dp, qp] instructions
Nikunj A Dadhania
1
-0
/
+3
2017-02-02
target-ppc: Add xvtstdc[sp,dp] instructions
Nikunj A Dadhania
1
-0
/
+2
2017-01-31
target-ppc: Add xvcv[hpsp, sphp] instructions
Nikunj A Dadhania
1
-0
/
+2
2017-01-31
target-ppc: Add xsmulqp instruction
Bharata B Rao
1
-0
/
+1
2017-01-31
target-ppc: Add xsdivqp instruction
Bharata B Rao
1
-0
/
+1
2017-01-31
target-ppc: Add xscvsdqp and xscvudqp instructions
Bharata B Rao
1
-0
/
+2
2017-01-31
ppc: Implement bcdutrunc. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
ppc: Implement bcdtrunc. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
target-ppc: Add xscvqps[d,w]z instructions
Bharata B Rao
1
-0
/
+2
2017-01-31
target-ppc: Add xvxsigsp instruction
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
ppc: Implement bcdsr. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
ppc: Implement bcdus. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
ppc: Implement bcds. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
target-ppc: Add xscvqpdp instruction
Bharata B Rao
1
-0
/
+1
2017-01-31
target-ppc: Add xscvdpqp instruction
Bharata B Rao
1
-0
/
+1
2017-01-31
target-ppc: Add xsaddqp instructions
Bharata B Rao
1
-0
/
+1
2017-01-31
target-ppc: Add xscvdphp, xscvhpdp
Bharata B Rao
1
-0
/
+2
2017-01-31
target-ppc: Rename helper_compute_fprf to helper_compute_fprf_float64
Bharata B Rao
1
-1
/
+1
2017-01-31
target-ppc: Add xxinsertw instruction
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
target-ppc: Add xxextractuw instruction
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
target-ppc: implement stxvll instructions
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
target-ppc: implement stxvl instruction
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
target-ppc: implement lxvll instruction
Nikunj A Dadhania
1
-0
/
+1
2017-01-31
target-ppc: implement lxvl instruction
Nikunj A Dadhania
1
-0
/
+3
2017-01-31
target-ppc: Add xxperm and xxpermr instructions
Bharata B Rao
1
-0
/
+2
2017-01-31
target-ppc: add vextu[bhw][lr]x instructions
Avinesh Kumar
1
-0
/
+6
2017-01-31
target-ppc: Implement bcdsetsgn. instruction
Jose Ricardo Ziviani
1
-0
/
+1
2017-01-31
target-ppc: Implement bcdcpsgn. instruction
Jose Ricardo Ziviani
1
-0
/
+1
[next]