index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2017-07-19
tcg: Pass generic CPUState to gen_intermediate_code()
Lluís Vilanova
1
-3
/
+2
2017-07-17
target/mips: optimize WSBH, DSBH and DSHD
Aurelien Jarno
1
-6
/
+12
2017-07-17
mips: set CP0 Debug DExcCode for SDBBP instruction
Pavel Dovgalyuk
1
-0
/
+2
2017-07-11
target/mips: fix msa copy_[s|u]_df rd = 0 corner case
Miodrag Dinic
1
-2
/
+6
2017-07-04
vcpu_dirty: share the same field in CPUState for all accelerators
Sergio Andres Gomez Del Real
1
-2
/
+2
2017-06-05
target/mips: optimize indirect branches
Aurelien Jarno
1
-1
/
+1
2017-06-05
target/mips: optimize cross-page direct jumps in softmmu
Aurelien Jarno
1
-1
/
+1
2017-03-20
target/mips: fix delay slot detection in gen_msa_branch()
Yongbok Kim
1
-1
/
+1
2017-03-20
target-mips: replace few LOG_DISAS() with trace points
Philippe Mathieu-Daudé
2
-14
/
+16
2017-03-20
target-mips: replace break by goto cp0_unimplemented
Philippe Mathieu-Daudé
1
-44
/
+44
2017-03-20
target-mips: log bad coprocessor0 register accesses with LOG_UNIMP
Philippe Mathieu-Daudé
1
-6
/
+6
2017-03-20
target-mips: remove old & unuseful comments
Philippe Mathieu-Daudé
1
-4
/
+0
2017-03-20
target-mips: fix compiler warnings (clang 5)
Philippe Mathieu-Daudé
1
-4
/
+12
2017-03-09
target/mips: hold BQL for timer interrupts
Yongbok Kim
1
-3
/
+18
2017-03-03
KVM: do not use sigtimedwait to catch SIGBUS
Paolo Bonzini
1
-6
/
+0
2017-03-03
KVM: remove kvm_arch_on_sigbus
Paolo Bonzini
1
-6
/
+0
2017-02-21
target-mips: Provide function to test if a CPU supports an ISA
Paul Burton
2
-0
/
+11
2017-01-24
migration: extend VMStateInfo
Jianjun Duan
1
-4
/
+10
2017-01-20
Merge remote-tracking branch 'remotes/bonzini/tags/for-upstream' into staging
Peter Maydell
1
-0
/
+5
2017-01-16
stubs: remove stubs/kvm.c
Paolo Bonzini
1
-0
/
+5
2017-01-13
cputlb: drop flush_global flag from tlb_flush
Alex Bennée
3
-8
/
+8
2017-01-13
qom/cpu: move tlb_flush to cpu_common_reset
Alex Bennée
2
-2
/
+4
2017-01-10
target-mips: Use clz opcode
Richard Henderson
3
-36
/
+16
2017-01-10
target-mips: Use the new extract op
Richard Henderson
1
-7
/
+5
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
19
-0
/
+38839