index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2021-09-14
target/mips: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
5
-26
/
+22
2021-09-14
accel/tcg: Add DisasContextBase argument to translator_ld*
Ilya Leoshkevich
4
-9
/
+9
2021-08-25
target/mips: Replace TARGET_WORDS_BIGENDIAN by cpu_is_bigendian()
Philippe Mathieu-Daudé
3
-45
/
+50
2021-08-25
target/mips: Store CP0_Config0 in DisasContext
Philippe Mathieu-Daudé
2
-0
/
+2
2021-08-25
target/mips: Replace GET_LMASK64() macro by get_lmask(64) function
Philippe Mathieu-Daudé
1
-19
/
+16
2021-08-25
target/mips: Replace GET_LMASK() macro by get_lmask(32) function
Philippe Mathieu-Daudé
1
-11
/
+21
2021-08-25
target/mips: Call cpu_is_bigendian & inline GET_OFFSET in ld/st helpers
Philippe Mathieu-Daudé
1
-22
/
+33
2021-08-25
target/mips: Define gen_helper() macros in translate.h
Philippe Mathieu-Daudé
2
-12
/
+12
2021-08-25
target/mips: Use tcg_constant_i32() in generate_exception_err()
Philippe Mathieu-Daudé
1
-5
/
+2
2021-08-25
target/mips: Inline gen_helper_0e0i()
Philippe Mathieu-Daudé
1
-6
/
+2
2021-08-25
target/mips: Inline gen_helper_1e1i() call in op_ld_INSN() macros
Philippe Mathieu-Daudé
1
-5
/
+1
2021-08-25
target/mips: Simplify gen_helper() macros by using tcg_constant_i32()
Philippe Mathieu-Daudé
1
-15
/
+5
2021-08-25
target/mips: Use tcg_constant_i32() in gen_helper_0e2i()
Philippe Mathieu-Daudé
1
-12
/
+2
2021-08-25
target/mips: Remove gen_helper_1e2i()
Philippe Mathieu-Daudé
1
-6
/
+0
2021-08-25
target/mips: Remove gen_helper_0e3i()
Philippe Mathieu-Daudé
1
-6
/
+0
2021-08-25
target/mips: Remove duplicated check_cp1_enabled() calls in Loongson EXT
Philippe Mathieu-Daudé
1
-2
/
+0
2021-08-25
target/mips: Allow Loongson 3A1000 to use up to 48-bit VAddr
Philippe Mathieu-Daudé
1
-1
/
+1
2021-08-25
target/mips: Document Loongson-3A CPU definitions
Philippe Mathieu-Daudé
1
-2
/
+2
2021-08-25
target/mips: Convert Vr54xx MSA* opcodes to decodetree
Philippe Mathieu-Daudé
3
-53
/
+14
2021-08-25
target/mips: Convert Vr54xx MUL* opcodes to decodetree
Philippe Mathieu-Daudé
3
-24
/
+18
2021-08-25
target/mips: Convert Vr54xx MACC* opcodes to decodetree
Philippe Mathieu-Daudé
3
-16
/
+42
2021-08-25
target/mips: Introduce decodetree structure for NEC Vr54xx extension
Philippe Mathieu-Daudé
5
-0
/
+33
2021-08-25
target/mips: Extract NEC Vr54xx helpers to vr54xx_helper.c
Philippe Mathieu-Daudé
3
-118
/
+143
2021-08-25
target/mips: Extract NEC Vr54xx helper definitions
Philippe Mathieu-Daudé
2
-15
/
+27
2021-08-25
target/mips: Introduce generic TRANS() macro for decodetree helpers
Philippe Mathieu-Daudé
1
-0
/
+8
2021-08-25
target/mips: Rename 'rtype' as 'r'
Philippe Mathieu-Daudé
6
-46
/
+46
2021-08-25
target/mips: Merge 32-bit/64-bit Release6 decodetree definitions
Philippe Mathieu-Daudé
4
-40
/
+19
2021-08-25
target/mips: Decode vendor extensions before MIPS ISAs
Philippe Mathieu-Daudé
1
-3
/
+5
2021-08-25
target/mips: Simplify PREF opcode
Philippe Mathieu-Daudé
1
-6
/
+2
2021-08-25
target/mips: Remove JR opcode unused arguments
Philippe Mathieu-Daudé
1
-1
/
+1
2021-07-21
accel/tcg: Remove TranslatorOps.breakpoint_check
Richard Henderson
1
-19
/
+0
2021-07-12
Merge remote-tracking branch 'remotes/philmd/tags/mips-20210711' into staging
Peter Maydell
4
-29
/
+427
2021-07-12
Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...
Peter Maydell
1
-17
/
+4
2021-07-11
target/mips: Rewrite UHI errno_mips() using switch statement
Philippe Mathieu-Daudé
1
-15
/
+9
2021-07-11
target/mips/tx79: Introduce SQ opcode (Store Quadword)
Philippe Mathieu-Daudé
2
-0
/
+28
2021-07-11
target/mips/tx79: Introduce LQ opcode (Load Quadword)
Philippe Mathieu-Daudé
3
-14
/
+45
2021-07-11
target/mips/tx79: Introduce PROT3W opcode (Parallel Rotate 3 Words)
Philippe Mathieu-Daudé
2
-0
/
+29
2021-07-11
target/mips/tx79: Introduce PPACW opcode (Parallel Pack to Word)
Philippe Mathieu-Daudé
2
-0
/
+31
2021-07-11
target/mips/tx79: Introduce PCGT* (Parallel Compare for Greater Than)
Philippe Mathieu-Daudé
2
-0
/
+21
2021-07-11
target/mips/tx79: Introduce PCEQ* opcodes (Parallel Compare for Equal)
Philippe Mathieu-Daudé
2
-0
/
+69
2021-07-11
target/mips/tx79: Introduce PEXTL[BHW] opcodes (Parallel Extend Lower)
Philippe Mathieu-Daudé
2
-0
/
+78
2021-07-11
target/mips/tx79: Introduce PEXTUW (Parallel Extend Upper from Word)
Philippe Mathieu-Daudé
2
-0
/
+34
2021-07-11
target/mips/tx79: Introduce PSUB* opcodes (Parallel Subtract)
Philippe Mathieu-Daudé
2
-0
/
+25
2021-07-11
target/mips/tx79: Introduce PAND/POR/PXOR/PNOR opcodes (parallel logic)
Philippe Mathieu-Daudé
2
-0
/
+58
2021-07-09
target/mips: Fix missing else in gen_goto_tb
Richard Henderson
1
-1
/
+2
2021-07-09
target/mips: Use translator_use_goto_tb
Richard Henderson
1
-15
/
+2
2021-07-09
tcg: Avoid including 'trace-tcg.h' in target translate.c
Philippe Mathieu-Daudé
1
-1
/
+0
2021-07-09
meson: Introduce target-specific Kconfig
Philippe Mathieu-Daudé
1
-0
/
+6
2021-07-02
target/mips: Extract nanoMIPS ISA translation routines
Philippe Mathieu-Daudé
2
-4922
/
+4924
2021-07-02
target/mips: Extract the microMIPS ISA translation routines
Philippe Mathieu-Daudé
2
-3225
/
+3237
[next]