index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
Age
Commit message (
Expand
)
Author
Files
Lines
2021-01-07
tcg: Make tb arg to synchronize_from_tb const
Richard Henderson
1
-1
/
+2
2021-01-04
target/mips: Don't use clock_get_ns() in clock period calculation
Peter Maydell
1
-2
/
+2
2021-01-01
Merge remote-tracking branch 'remotes/armbru/tags/pull-qapi-2020-12-19' into ...
Peter Maydell
2
-7
/
+3
2020-12-19
migration: Replace migration's JSON writer by the general one
Markus Armbruster
1
-2
/
+2
2020-12-19
qapi: Use QAPI_LIST_PREPEND() where possible
Eric Blake
1
-5
/
+1
2020-12-17
linux-user/elfload: Introduce MIPS GET_FEATURE_REG_EQU() macro
Philippe Mathieu-Daudé
1
-0
/
+1
2020-12-13
target/mips: Use FloatRoundMode enum for FCR31 modes conversion
Philippe Mathieu-Daudé
2
-2
/
+3
2020-12-13
target/mips: Remove unused headers from fpu_helper.c
Philippe Mathieu-Daudé
1
-4
/
+0
2020-12-13
target/mips: Inline cpu_mips_realize_env() in mips_cpu_realizefn()
Philippe Mathieu-Daudé
1
-12
/
+8
2020-12-13
target/mips: Move cpu definitions, reset() and realize() to cpu.c
Philippe Mathieu-Daudé
3
-244
/
+243
2020-12-13
target/mips: Move mips_cpu_add_definition() from helper.c to cpu.c
Philippe Mathieu-Daudé
2
-33
/
+33
2020-12-13
target/mips: Extract cpu_supports*/cpu_set* translate.c
Philippe Mathieu-Daudé
2
-18
/
+18
2020-12-13
target/mips: Do not initialize MT registers if MT ASE absent
Philippe Mathieu-Daudé
1
-0
/
+4
2020-12-13
target/mips: Introduce ase_mt_available() helper
Philippe Mathieu-Daudé
5
-4
/
+11
2020-12-13
target/mips: Remove mips_def_t unused argument from mvp_init()
Philippe Mathieu-Daudé
2
-2
/
+2
2020-12-13
target/mips: Remove unused headers from op_helper.c
Philippe Mathieu-Daudé
1
-4
/
+0
2020-12-13
target/mips: Remove unused headers from translate.c
Philippe Mathieu-Daudé
1
-2
/
+0
2020-12-13
hw/mips: Move address translation helpers to target/mips/
Philippe Mathieu-Daudé
4
-2
/
+60
2020-12-13
target/mips: Introduce cpu_supports_isa() taking CPUMIPSState argument
Philippe Mathieu-Daudé
2
-0
/
+6
2020-12-13
target/mips: Rename cpu_supports_FEAT() as cpu_type_supports_FEAT()
Philippe Mathieu-Daudé
2
-4
/
+4
2020-12-13
target/mips: Explicit Release 6 MMU types
Philippe Mathieu-Daudé
1
-4
/
+5
2020-12-13
target/mips: Allow executing MSA instructions on Loongson-3A4000
Philippe Mathieu-Daudé
1
-2
/
+2
2020-12-13
target/mips: Also display exception names in user-mode
Philippe Mathieu-Daudé
1
-11
/
+14
2020-12-13
target/mips: Remove unused headers from cp0_helper.c
Philippe Mathieu-Daudé
1
-3
/
+1
2020-12-13
target/mips: Do not include CP0 helpers in user-mode emulation
Philippe Mathieu-Daudé
2
-5
/
+1
2020-12-13
target/mips: Replace magic values by CP0PM_MASK or TARGET_PAGE_BITS_MIN
Philippe Mathieu-Daudé
2
-4
/
+5
2020-12-13
target/mips: Include "exec/memattrs.h" in 'internal.h'
Philippe Mathieu-Daudé
2
-1
/
+1
2020-12-13
target/mips/kvm: Remove unused headers
Philippe Mathieu-Daudé
1
-2
/
+0
2020-12-13
target/mips/kvm: Assert unreachable code is not used
Philippe Mathieu-Daudé
1
-6
/
+2
2020-11-09
target/mips: Fix PageMask with variable page size
Jiaxun Yang
2
-6
/
+22
2020-11-03
target/mips: Add unaligned access support for MIPS64R6 and Loongson-3
Huacai Chen
1
-2
/
+2
2020-11-03
target/mips: Fix Lesser GPL version number
Chetan Pant
11
-11
/
+11
2020-10-17
target/mips: Increase number of TLB entries on the 34Kf core (16 -> 64)
Philippe Mathieu-Daudé
1
-1
/
+1
2020-10-17
target/mips/cpu: Display warning when CPU is used without input clock
Philippe Mathieu-Daudé
1
-0
/
+10
2020-10-17
target/mips/cpu: Introduce mips_cpu_create_with_clock() helper
Philippe Mathieu-Daudé
2
-0
/
+24
2020-10-17
target/mips/cpu: Allow the CPU to use dynamic frequencies
Philippe Mathieu-Daudé
2
-2
/
+13
2020-10-17
target/mips/cpu: Make cp0_count_rate a property
Philippe Mathieu-Daudé
2
-8
/
+20
2020-10-17
target/mips/cpu: Calculate the CP0 timer period using the CPU frequency
Philippe Mathieu-Daudé
1
-2
/
+2
2020-10-17
target/mips: Move cp0_count_ns to CPUMIPSState
Philippe Mathieu-Daudé
3
-17
/
+28
2020-10-17
target/mips/cp0_timer: Document TIMER_PERIOD origin
Philippe Mathieu-Daudé
1
-1
/
+11
2020-10-17
target/mips/cp0_timer: Explicit unit in variable name
Philippe Mathieu-Daudé
1
-9
/
+10
2020-10-17
target/mips: Move cpu_mips_get_random() with CP0 helpers
Philippe Mathieu-Daudé
3
-26
/
+26
2020-10-17
target/mips/op_helper: Log unimplemented cache opcode
Philippe Mathieu-Daudé
1
-0
/
+9
2020-10-17
target/mips/op_helper: Document Invalidate/Writeback opcodes as no-op
Philippe Mathieu-Daudé
1
-0
/
+5
2020-10-17
target/mips/op_helper: Convert multiple if() to switch case
Philippe Mathieu-Daudé
1
-4
/
+9
2020-10-17
target/mips: Add loongson-ext lsdc2 group of instructions
Jiaxun Yang
1
-0
/
+179
2020-10-17
target/mips: Add loongson-ext lswc2 group of instructions (Part 2)
Jiaxun Yang
1
-2
/
+180
2020-10-17
target/mips: Add loongson-ext lswc2 group of instructions (Part 1)
Jiaxun Yang
1
-0
/
+86
2020-10-17
target/mips: Demacro helpers for <MAX|MAXA|MIN|MINA>.<D|S>
Aleksandar Markovic
1
-23
/
+81
2020-10-17
target/mips: Demacro helpers for M<ADD|SUB>F.<D|S>
Aleksandar Markovic
1
-17
/
+46
[next]