index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
translate.h
Age
Commit message (
Expand
)
Author
Files
Lines
2021-05-02
target/mips: Make check_cp0_enabled() return a boolean
Philippe Mathieu-Daudé
1
-1
/
+6
2021-03-13
target/mips/translate: Make gen_rdhwr() public
Philippe Mathieu-Daudé
1
-0
/
+2
2021-03-13
target/mips/tx79: Move MFHI1 / MFLO1 opcodes to decodetree
Philippe Mathieu-Daudé
1
-0
/
+4
2021-03-13
target/mips: Introduce mxu_translate_init() helper
Philippe Mathieu-Daudé
1
-0
/
+1
2021-03-13
target/mips: Simplify decode_opc_mxu() ifdef'ry
Philippe Mathieu-Daudé
1
-0
/
+3
2021-02-21
target/mips: Introduce gen_load_gpr_hi() / gen_store_gpr_hi() helpers
Philippe Mathieu-Daudé
1
-0
/
+4
2021-02-21
target/mips: Promote 128-bit multimedia registers as global ones
Philippe Mathieu-Daudé
1
-0
/
+3
2021-02-21
target/mips: Make cpu_HI/LO registers public
Philippe Mathieu-Daudé
1
-0
/
+1
2021-01-14
target/mips: Introduce decodetree helpers for Release6 LSA/DLSA opcodes
Philippe Mathieu-Daudé
1
-0
/
+1
2021-01-14
target/mips: Extract LSA/DLSA translation generators
Philippe Mathieu-Daudé
1
-0
/
+5
2021-01-14
target/mips: Use decode_ase_msa() generated from decodetree
Philippe Mathieu-Daudé
1
-12
/
+0
2021-01-14
target/mips: Introduce decode tree bindings for MSA ASE
Philippe Mathieu-Daudé
1
-0
/
+3
2021-01-14
target/mips: Declare gen_msa/_branch() in 'translate.h'
Philippe Mathieu-Daudé
1
-0
/
+2
2021-01-14
target/mips: Extract msa_translate_init() from mips_tcg_init()
Philippe Mathieu-Daudé
1
-0
/
+3
2021-01-14
target/mips/translate: Expose check_mips_64() to 32-bit mode
Philippe Mathieu-Daudé
1
-2
/
+0
2021-01-14
target/mips: Extract FPU specific definitions to translate.h
Philippe Mathieu-Daudé
1
-0
/
+71
2021-01-14
target/mips: Declare generic FPU / Coprocessor functions in translate.h
Philippe Mathieu-Daudé
1
-0
/
+12
2021-01-14
target/mips: Replace gen_exception_end(EXCP_RI) by gen_rsvd_instruction
Philippe Mathieu-Daudé
1
-0
/
+1
2021-01-14
target/mips/translate: Add declarations for generic code
Philippe Mathieu-Daudé
1
-0
/
+43
2021-01-14
target/mips/translate: Extract DisasContext structure
Philippe Mathieu-Daudé
1
-0
/
+50