index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
mips-defs.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-06-15
target/mips: Add comments for vendor-specific ASEs
Jiaxun Yang
1
-0
/
+4
2020-06-15
target/mips: Legalize Loongson insn flags
Jiaxun Yang
1
-2
/
+2
2020-06-09
target/mips: Add Loongson-3 CPU definition
Huacai Chen
1
-20
/
+25
2019-10-01
target/mips: Clean up mips-defs.h
Aleksandar Markovic
1
-26
/
+32
2019-06-10
tcg: Split out target/arch/cpu-param.h
Richard Henderson
1
-15
/
+0
2018-10-29
target/mips: Define a bit for MXU in insn_flags
Craig Janeczek
1
-0
/
+1
2018-10-24
target/mips: Define R5900 ISA, MMI ASE, and R5900 CPU preprocessor constants
Fredrik Noring
1
-0
/
+3
2018-10-18
target/mips: Improve DSP R2/R3-related naming
Stefan Markovic
1
-2
/
+2
2018-10-18
target/mips: Add bit definitions for DSP R3 ASE
Stefan Markovic
1
-0
/
+1
2018-10-18
target/mips: Reorganize bit definitions for insn_flags (ISAs/ASEs flags)
Philippe Mathieu-Daudé
1
-34
/
+44
2018-08-24
target/mips: Add preprocessor constants for nanoMIPS
Aleksandar Markovic
1
-0
/
+4
2017-10-16
linux-user: Tidy and enforce reserved_va initialization
Richard Henderson
1
-1
/
+5
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+91