Age | Commit message (Expand) | Author | Files | Lines |
---|---|---|---|---|
2019-05-10 | target/mips: Convert to CPUClass::tlb_fill | Richard Henderson | 1 | -2/+3 |
2019-04-18 | qom/cpu: Simplify how CPUClass:cpu_dump_state() prints | Markus Armbruster | 1 | -2/+1 |
2019-01-18 | target/mips: Provide R/W access to SAARI and SAAR CP0 registers | Yongbok Kim | 1 | -0/+1 |
2018-10-18 | target/mips: Implement hardware page table walker for MIPS32 | Yongbok Kim | 1 | -0/+1 |
2018-10-18 | target/mips: Improve DSP R2/R3-related naming | Stefan Markovic | 1 | -11/+19 |
2018-10-18 | target/mips: Add availability control for DSP R3 ASE | Stefan Markovic | 1 | -3/+8 |
2018-10-18 | target/mips: Increase 'supported ISAs/ASEs' flag holder size | Philippe Mathieu-Daudé | 1 | -1/+1 |
2018-01-25 | accel/tcg: add size paremeter in tlb_fill() | Laurent Vivier | 1 | -1/+1 |
2017-09-21 | mips: MIPSCPU model subclasses | Igor Mammedov | 1 | -0/+59 |
2017-09-21 | mips: split cpu_mips_realize_env() out of cpu_mips_init() | Philippe Mathieu-Daudé | 1 | -0/+1 |
2017-09-21 | mips: introduce internal.h and cleanup cpu.h | Philippe Mathieu-Daudé | 1 | -0/+362 |