| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2019-02-14 | target/mips: reimplement SC instruction emulation and use cmpxchg | Leon Alrae | 1 | -2/+0 |
| 2019-01-18 | target/mips: Provide R/W access to SAARI and SAAR CP0 registers | Yongbok Kim | 1 | -0/+6 |
| 2018-10-18 | target/mips: Add CP0 PWCtl register | Yongbok Kim | 1 | -0/+1 |
| 2018-10-18 | target/mips: Add CP0 PWSize register | Yongbok Kim | 1 | -0/+1 |
| 2018-10-18 | target/mips: Add CP0 PWField register | Yongbok Kim | 1 | -0/+1 |
| 2018-08-24 | target/mips: Implement emulation of nanoMIPS ROTX instruction | Matthew Fortune | 1 | -0/+2 |
| 2017-07-20 | target/mips: Add segmentation control registers | James Hogan | 1 | -0/+3 |
| 2017-01-10 | target-mips: Use clz opcode | Richard Henderson | 1 | -7/+0 |
| 2016-12-20 | Move target-* CPU file into a target/ folder | Thomas Huth | 1 | -0/+962 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |