index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2019-10-25
target/mips: Clean up helper.c
Aleksandar Markovic
1
-49
/
+74
2019-07-02
qapi: Split machine-target.json off target.json and misc.json
Markus Armbruster
1
-1
/
+1
2019-06-10
target/mips: Use env_cpu, env_archcpu
Richard Henderson
1
-10
/
+5
2019-05-26
mips: Decide to map PAGE_EXEC in map_address
Jakub Jermář
1
-5
/
+8
2019-05-10
tcg: Use CPUClass::tlb_fill in cputlb.c
Richard Henderson
1
-6
/
+0
2019-05-10
target/mips: Convert to CPUClass::tlb_fill
Richard Henderson
1
-21
/
+24
2019-05-10
target/mips: Tidy control flow in mips_cpu_handle_mmu_fault
Richard Henderson
1
-29
/
+23
2019-05-10
target/mips: Pass a valid error to raise_mmu_exception for user-only
Richard Henderson
1
-1
/
+1
2019-02-21
target/mips: implement QMP query-cpu-definitions command
Pavel Dovgalyuk
1
-0
/
+33
2019-02-14
target/mips: reimplement SC instruction emulation and use cmpxchg
Leon Alrae
1
-4
/
+2
2018-10-18
target/mips: Implement hardware page table walker for MIPS32
Yongbok Kim
1
-2
/
+363
2018-08-24
target/mips: Add updating BadInstr and BadInstrX for nanoMIPS
Stefan Markovic
1
-0
/
+16
2018-08-16
target/mips: Don't update BadVAddr register in Debug Mode
Yongbok Kim
1
-1
/
+3
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-1
/
+1
2017-09-21
mips: introduce internal.h and cleanup cpu.h
Philippe Mathieu-Daudé
1
-0
/
+1
2017-08-02
mips: Add KVM T&E segment support for TCG
James Hogan
1
-2
/
+2
2017-08-02
mips: Improve segment defs for KVM T&E guests
James Hogan
1
-12
/
+11
2017-07-20
target/mips: Implement segmentation control
James Hogan
1
-39
/
+152
2017-07-20
target/mips: Check memory permissions with mem_idx
James Hogan
1
-8
/
+9
2017-07-20
target/mips: Add CP0_Ebase.WG (write gate) support
James Hogan
1
-6
/
+8
2017-07-20
target/mips: Weaken TLB flush on UX,SX,KX,ASID changes
James Hogan
1
-1
/
+1
2017-07-17
mips: set CP0 Debug DExcCode for SDBBP instruction
Pavel Dovgalyuk
1
-0
/
+2
2017-03-20
target-mips: fix compiler warnings (clang 5)
Philippe Mathieu-Daudé
1
-4
/
+12
2017-01-13
cputlb: drop flush_global flag from tlb_flush
Alex Bennée
1
-3
/
+3
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+969