index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
microblaze
Age
Commit message (
Expand
)
Author
Files
Lines
2018-06-15
target-microblaze: Rework NOP/zero instruction handling
Edgar E. Iglesias
1
-11
/
+4
2018-06-15
target-microblaze: mmu: Correct masking of output addresses
Edgar E. Iglesias
1
-1
/
+0
2018-06-01
tcg: Pass tb and index to tcg_gen_exit_tb separately
Richard Henderson
1
-3
/
+3
2018-05-29
target-microblaze: Consolidate MMU enabled checks
Edgar E. Iglesias
2
-4
/
+6
2018-05-29
target-microblaze: cpu_mmu_index: Fixup indentation
Edgar E. Iglesias
1
-7
/
+9
2018-05-29
target-microblaze: Use tcg_gen_movcond in eval_cond_jmp
Edgar E. Iglesias
1
-6
/
+10
2018-05-29
target-microblaze: Convert env_btarget to i64
Edgar E. Iglesias
3
-15
/
+25
2018-05-29
target-microblaze: Remove argument b in eval_cc()
Edgar E. Iglesias
1
-3
/
+3
2018-05-29
target-microblaze: Use table based condition-codes conversion
Edgar E. Iglesias
1
-21
/
+20
2018-05-29
target-microblaze: mmu: Cleanup debug log messages
Edgar E. Iglesias
1
-20
/
+19
2018-05-29
target-microblaze: Simplify address computation using tcg_gen_addi_i32()
Edgar E. Iglesias
1
-6
/
+1
2018-05-29
target-microblaze: Allow address sizes between 32 and 64 bits
Edgar E. Iglesias
1
-3
/
+2
2018-05-29
target-microblaze: Add support for extended access to TLBLO
Edgar E. Iglesias
5
-18
/
+35
2018-05-29
target-microblaze: dec_msr: Plug a temp leak
Edgar E. Iglesias
1
-4
/
+9
2018-05-29
target-microblaze: mmu: Add a configurable output address mask
Edgar E. Iglesias
3
-0
/
+3
2018-05-29
target-microblaze: mmu: Prepare for 64-bit addresses
Edgar E. Iglesias
2
-10
/
+10
2018-05-29
target-microblaze: mmu: Remove unused register state
Edgar E. Iglesias
2
-3
/
+6
2018-05-29
target-microblaze: mmu: Add R_TBLX_MISS macros
Edgar E. Iglesias
2
-2
/
+7
2018-05-29
target-microblaze: Implement MFSE EAR
Edgar E. Iglesias
1
-1
/
+8
2018-05-29
target-microblaze: Add Extended Addressing
Edgar E. Iglesias
3
-13
/
+62
2018-05-29
target-microblaze: Setup for 64bit addressing
Edgar E. Iglesias
1
-3
/
+3
2018-05-29
target-microblaze: Make special registers 64-bit
Edgar E. Iglesias
5
-58
/
+70
2018-05-29
target-microblaze: dec_msr: Fix MTS to FSR
Edgar E. Iglesias
1
-3
/
+1
2018-05-29
target-microblaze: dec_msr: Reuse more code when reg-decoding
Edgar E. Iglesias
1
-29
/
+9
2018-05-29
target-microblaze: dec_msr: Use bool and extract32
Edgar E. Iglesias
1
-6
/
+9
2018-05-29
target-microblaze: Break out trap_illegal()
Edgar E. Iglesias
1
-48
/
+27
2018-05-29
target-microblaze: Break out trap_userspace()
Edgar E. Iglesias
1
-49
/
+27
2018-05-29
target-microblaze: Name special registers we support
Edgar E. Iglesias
1
-2
/
+2
2018-05-29
target-microblaze: Use TCGv for load/store addresses
Edgar E. Iglesias
4
-42
/
+53
2018-05-29
target-microblaze: Remove pointer indirection for ld/st addresses
Edgar E. Iglesias
1
-12
/
+12
2018-05-29
target-microblaze: Make compute_ldst_addr always use a temp
Edgar E. Iglesias
1
-74
/
+37
2018-05-29
target-microblaze: Bypass MMU with MMU_NOMMU_IDX
Edgar E. Iglesias
1
-1
/
+2
2018-05-29
target-microblaze: Conditionalize setting of PVR11_USE_MMU
Edgar E. Iglesias
1
-1
/
+2
2018-05-29
target-microblaze: Remove USE_MMU PVR checks
Edgar E. Iglesias
1
-11
/
+1
2018-05-29
target-microblaze: Tighten up TCGv_i32 vs TCGv type usage
Edgar E. Iglesias
2
-288
/
+295
2018-05-29
target-microblaze: Correct the PVR array size
Edgar E. Iglesias
1
-1
/
+1
2018-05-29
target-microblaze: Correct special register array sizes
Edgar E. Iglesias
2
-5
/
+4
2018-05-29
target-microblaze: Fallback to our latest CPU version
Edgar E. Iglesias
1
-2
/
+7
2018-05-29
target-microblaze: compute_ldst_addr: Use bool instead of int
Edgar E. Iglesias
1
-5
/
+5
2018-05-29
target-microblaze: dec_store: Use bool instead of unsigned int
Edgar E. Iglesias
1
-3
/
+4
2018-05-29
target-microblaze: dec_load: Use bool instead of unsigned int
Edgar E. Iglesias
1
-3
/
+4
2018-05-09
target/microblaze: avoid integer overflow in next_page PC check
Emilio G. Cota
1
-3
/
+3
2018-04-30
target-microblaze: mmu: Make the TLBX MISS bit read-only
Edgar E. Iglesias
1
-0
/
+4
2018-04-30
target-microblaze: mmu: Make TLBSX write-only
Edgar E. Iglesias
1
-1
/
+4
2018-04-30
target-microblaze: Don't clobber the IMM reg for ld/st reversed
Edgar E. Iglesias
1
-2
/
+0
2018-04-30
target-microblaze: Fix trap checks for FPU insns
Edgar E. Iglesias
1
-1
/
+1
2018-04-30
target-microblaze: Respect MSR.PVR as read-only
Edgar E. Iglesias
1
-1
/
+1
2018-03-19
cpu: get rid of unused cpu_init() defines
Igor Mammedov
1
-1
/
+0
2018-03-19
cpu: add CPU_RESOLVING_TYPE macro
Igor Mammedov
1
-0
/
+1
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
3
-1
/
+3
[next]