index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
microblaze
/
op_helper.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-01-18
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
Philippe Mathieu-Daudé
1
-1
/
+1
2022-02-21
exec/exec-all: Move 'qemu/log.h' include in units requiring it
Philippe Mathieu-Daudé
1
-0
/
+1
2020-11-15
microblaze tcg cpus: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-09-07
target/microblaze: Move pvr regs to MicroBlazeCPUConfig
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Use cc->do_unaligned_access
Richard Henderson
1
-21
/
+0
2020-09-01
target/microblaze: Fix no-op mb_cpu_transaction_failed
Richard Henderson
1
-12
/
+13
2020-09-01
target/microblaze: Fix cpu unwind for stackprot
Richard Henderson
1
-1
/
+5
2020-09-01
target/microblaze: Fix cpu unwind for fpu exceptions
Richard Henderson
1
-17
/
+20
2020-09-01
target/microblaze: Unwind properly when raising divide-by-zero
Richard Henderson
1
-11
/
+12
2020-09-01
target/microblaze: Implement cmp and cmpu inline
Richard Henderson
1
-20
/
+0
2020-09-01
target/microblaze: Convert dec_sub to decodetree
Richard Henderson
1
-16
/
+0
2020-09-01
target/microblaze: Remove empty D macros
Richard Henderson
1
-2
/
+0
2020-09-01
target/microblaze: Remove helper_debug and env->debug
Richard Henderson
1
-23
/
+0
2020-09-01
target/microblaze: Fix width of ESR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of MSR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of PC and BTARGET
Richard Henderson
1
-2
/
+2
2020-09-01
target/microblaze: Split out FSR from env->sregs
Richard Henderson
1
-4
/
+4
2020-09-01
target/microblaze: Split out ESR from env->sregs
Richard Henderson
1
-9
/
+8
2020-09-01
target/microblaze: Split out EAR from env->sregs
Richard Henderson
1
-4
/
+4
2020-09-01
target/microblaze: Split out MSR from env->sregs
Richard Henderson
1
-11
/
+11
2020-09-01
target/microblaze: Split out PC from env->sregs
Richard Henderson
1
-1
/
+1
2020-04-30
target/microblaze: Add the div-zero-exception property
Edgar E. Iglesias
1
-2
/
+3
2019-06-10
target/microblaze: Use env_cpu, env_archcpu
Richard Henderson
1
-1
/
+1
2019-05-10
target/microblaze: Convert to CPUClass::tlb_fill
Richard Henderson
1
-19
/
+0
2019-01-22
target/microblaze: Switch to transaction_failed hook
Peter Maydell
1
-10
/
+12
2018-05-29
target-microblaze: Convert env_btarget to i64
Edgar E. Iglesias
1
-1
/
+1
2018-05-29
target-microblaze: Add support for extended access to TLBLO
Edgar E. Iglesias
1
-4
/
+4
2018-05-29
target-microblaze: Make special registers 64-bit
Edgar E. Iglesias
1
-4
/
+5
2018-05-29
target-microblaze: Use TCGv for load/store addresses
Edgar E. Iglesias
1
-4
/
+7
2018-02-21
target/*/cpu.h: remove softfloat.h
Alex Bennée
1
-0
/
+1
2018-01-25
accel/tcg: add size paremeter in tlb_fill()
Laurent Vivier
1
-3
/
+3
2017-12-27
target/*helper: don't check retaddr before calling cpu_restore_state
Alex Bennée
1
-5
/
+2
2017-01-10
target-microblaze: Use clz opcode
Richard Henderson
1
-5
/
+0
2016-12-20
Move target-* CPU file into a target/ folder
Thomas Huth
1
-0
/
+523