index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
microblaze
/
cpu.h
Age
Commit message (
Expand
)
Author
Files
Lines
2022-04-21
compiler.h: replace QEMU_NORETURN with G_NORETURN
Marc-André Lureau
1
-3
/
+3
2022-04-06
Move CPU softfloat unions to cpu-float.h
Marc-André Lureau
1
-1
/
+1
2022-03-06
target: Use ArchCPU as interface to target CPU
Philippe Mathieu-Daudé
1
-1
/
+1
2022-03-06
target: Introduce and use OBJECT_DECLARE_CPU_TYPE() macro
Philippe Mathieu-Daudé
1
-2
/
+0
2022-03-06
target: Use CPUArchState as interface to target-specific CPU state
Philippe Mathieu-Daudé
1
-3
/
+2
2021-11-02
target/microblaze: Make mb_cpu_tlb_fill sysemu only
Richard Henderson
1
-4
/
+4
2021-09-21
hw/core: Make do_unaligned_access noreturn
Richard Henderson
1
-1
/
+1
2021-09-21
include/exec: Move cpu_signal_handler declaration
Richard Henderson
1
-7
/
+0
2021-09-14
target/microblaze: Restrict cpu_exec_interrupt() handler to sysemu
Philippe Mathieu-Daudé
1
-0
/
+2
2021-01-27
target/microblaze: Add security attributes on memory transactions
Joe Komlodi
1
-1
/
+2
2021-01-27
target/microblaze: Add use-non-secure property
Joe Komlodi
1
-0
/
+11
2020-11-15
microblaze tcg cpus: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-09-07
target/microblaze: Fill in VMStateDescription for cpu
Richard Henderson
1
-0
/
+4
2020-09-07
target/microblaze: Move mmu parameters to MicroBlazeCPUConfig
Richard Henderson
1
-0
/
+5
2020-09-07
target/microblaze: Move pvr regs to MicroBlazeCPUConfig
Richard Henderson
1
-4
/
+1
2020-09-07
target/microblaze: Reorg MicroBlazeCPUConfig to minimize holes
Richard Henderson
1
-5
/
+10
2020-09-07
target/microblaze: Split out MicroBlazeCPUConfig
Richard Henderson
1
-26
/
+29
2020-09-07
target/microblaze: Rename mmu structs
Richard Henderson
1
-1
/
+1
2020-09-07
target/microblaze: Renumber D_FLAG
Richard Henderson
1
-1
/
+1
2020-09-07
target/microblaze: Collected fixes for env->iflags
Richard Henderson
1
-1
/
+2
2020-09-01
target/microblaze: Reduce linux-user address space to 32-bit
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Reorganize branching
Richard Henderson
1
-2
/
+2
2020-09-01
target/microblaze: Convert brk and brki to decodetree
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Use cc->do_unaligned_access
Richard Henderson
1
-1
/
+9
2020-09-01
target/microblaze: Store "current" iflags in insn_start
Richard Henderson
1
-0
/
+2
2020-09-01
target/microblaze: Move bimm to BIMM_FLAG
Richard Henderson
1
-2
/
+2
2020-09-01
target/microblaze: Assert no overlap in flags making up tb_flags
Richard Henderson
1
-2
/
+7
2020-09-01
target/microblaze: Replace MSR_EE_FLAG with MSR_EE
Richard Henderson
1
-1
/
+3
2020-09-01
target/microblaze: Ensure imm constant is always available
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Split out MSR[C] to its own variable
Richard Henderson
1
-1
/
+18
2020-09-01
target/microblaze: Remove helper_debug and env->debug
Richard Henderson
1
-1
/
+0
2020-09-01
target/microblaze: Fix width of EDR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of BTR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of FSR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of ESR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of MSR
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Fix width of PC and BTARGET
Richard Henderson
1
-2
/
+2
2020-09-01
target/microblaze: Split out EDR from env->sregs
Richard Henderson
1
-1
/
+1
2020-09-01
target/microblaze: Split out BTR from env->sregs
Richard Henderson
1
-0
/
+1
2020-09-01
target/microblaze: Split out FSR from env->sregs
Richard Henderson
1
-0
/
+1
2020-09-01
target/microblaze: Split out ESR from env->sregs
Richard Henderson
1
-0
/
+1
2020-09-01
target/microblaze: Split out EAR from env->sregs
Richard Henderson
1
-0
/
+1
2020-09-01
target/microblaze: Split out MSR from env->sregs
Richard Henderson
1
-3
/
+4
2020-09-01
target/microblaze: Split out PC from env->sregs
Richard Henderson
1
-1
/
+2
2020-04-30
target/microblaze: Add the pvr-user2 property
Edgar E. Iglesias
1
-0
/
+1
2020-04-30
target/microblaze: Add the pvr-user1 property
Edgar E. Iglesias
1
-0
/
+1
2020-04-30
target/microblaze: Add the unaligned-exceptions property
Edgar E. Iglesias
1
-0
/
+1
2020-04-30
target/microblaze: Add the div-zero-exception property
Edgar E. Iglesias
1
-0
/
+1
2020-04-30
target/microblaze: Add the ill-opcode-exception property
Edgar E. Iglesias
1
-0
/
+1
2020-04-30
target/microblaze: Add the opcode-0x0-illegal CPU property
Edgar E. Iglesias
1
-0
/
+1
[next]