index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
loongarch
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2023-05-06
target/loongarch: Use {set/get}_gpr replace to cpu_fpr
Song Gao
1
-6
/
+14
2023-05-06
target/loongarch: Implement vld vst
Song Gao
1
-0
/
+10
2023-05-06
target/loongarch: Implement vadd/vsub
Song Gao
1
-0
/
+24
2023-05-06
target/loongarch: meson.build support build LSX
Song Gao
1
-0
/
+1
2023-04-04
target/loongarch: Enables plugins to get instruction codes
tanhongze
1
-1
/
+1
2023-03-05
target/loongarch: Drop temp_new
Richard Henderson
1
-18
/
+3
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
1
-1
/
+1
2023-02-08
Drop duplicate #include
Markus Armbruster
1
-1
/
+0
2022-11-07
target/loongarch: Separate the hardware flags into MMU index and PLV
Rui Wang
1
-2
/
+3
2022-11-04
target/loongarch: Adjust the layout of hardware flags bit fields
Rui Wang
1
-1
/
+5
2022-10-26
target/loongarch: Convert to tcg_ops restore_state_to_opc
Richard Henderson
1
-6
/
+0
2022-09-06
accel/tcg: Add pc and host_pc params to gen_intermediate_code
Richard Henderson
1
-2
/
+4
2022-08-08
target/loongarch: Remove cpu_fcsr0
Richard Henderson
1
-3
/
+0
2022-06-06
target/loongarch: Add timer related instructions support.
Xiaojuan Yang
1
-0
/
+2
2022-06-06
target/loongarch: Add LoongArch CSR instruction
Xiaojuan Yang
1
-1
/
+10
2022-06-06
target/loongarch: Add branch instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add floating point load/store instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add floating point move instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add floating point conversion instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add floating point comparison instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add floating point arithmetic instruction translation
Song Gao
1
-0
/
+11
2022-06-06
target/loongarch: Add fixed point extra instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add fixed point atomic instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add fixed point load/store instruction translation
Song Gao
1
-0
/
+6
2022-06-06
target/loongarch: Add fixed point bit instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add fixed point shift instruction translation
Song Gao
1
-0
/
+1
2022-06-06
target/loongarch: Add fixed point arithmetic instruction translation
Song Gao
1
-0
/
+83
2022-06-06
target/loongarch: Add main translation routines
Song Gao
1
-0
/
+161