| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2023-01-23 | target/loongarch: Disassemble pcadd* addresses | Richard Henderson | 1 | -4/+33 |
| 2023-01-23 | target/loongarch: Disassemble jirl properly | Richard Henderson | 1 | -1/+1 |
| 2022-06-06 | target/loongarch: Add timer related instructions support. | Xiaojuan Yang | 1 | -0/+3 |
| 2022-06-06 | target/loongarch: Add other core instructions support | Xiaojuan Yang | 1 | -0/+17 |
| 2022-06-06 | target/loongarch: Add TLB instruction support | Xiaojuan Yang | 1 | -0/+18 |
| 2022-06-06 | target/loongarch: Add LoongArch IOCSR instruction | Xiaojuan Yang | 1 | -0/+8 |
| 2022-06-06 | target/loongarch: Add LoongArch CSR instruction | Xiaojuan Yang | 1 | -0/+101 |
| 2022-06-06 | target/loongarch: Add disassembler | Song Gao | 1 | -0/+610 |
 |
index : riscv-gnu-toolchain/qemu.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |