index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
i386
/
tcg
/
sysemu
Age
Commit message (
Expand
)
Author
Files
Lines
2022-10-18
target/i386: Use probe_access_full for final stage2 translation
Richard Henderson
1
-14
/
+28
2022-10-18
target/i386: Use atomic operations for pte updates
Richard Henderson
1
-74
/
+168
2022-10-18
target/i386: Combine 5 sets of variables in mmu_translate
Richard Henderson
1
-87
/
+91
2022-10-18
target/i386: Use MMU_NESTED_IDX for vmload/vmsave
Richard Henderson
2
-136
/
+126
2022-10-18
target/i386: Add MMU_PHYS_IDX and MMU_NESTED_IDX
Richard Henderson
2
-29
/
+56
2022-10-18
target/i386: Reorg GET_HPHYS
Richard Henderson
1
-28
/
+95
2022-10-18
target/i386: Introduce structures for mmu_translate
Richard Henderson
1
-154
/
+174
2022-10-18
target/i386: Direct call get_hphys from mmu_translate
Richard Henderson
1
-8
/
+4
2022-10-18
target/i386: Use MMUAccessType across excp_helper.c
Richard Henderson
1
-13
/
+15
2022-10-11
x86: Implement MSR_CORE_THREAD_COUNT MSR
Alexander Graf
1
-0
/
+5
2022-09-18
target/i386: Raise #GP on unaligned m128 accesses when required.
Paolo Bonzini
1
-0
/
+8
2022-06-06
target/i386/tcg: Fix masking of real-mode addresses with A20 bit
Stephen Michael Jothen
1
-1
/
+3
2022-04-21
compiler.h: replace QEMU_NORETURN with G_NORETURN
Marc-André Lureau
1
-3
/
+4
2022-03-15
target/i386: Throw a #SS when loading a non-canonical IST
Gareth Webb
1
-36
/
+0
2022-03-15
target/i386: only include bits in pg_mode if they are not ignored
Paolo Bonzini
1
-17
/
+17
2022-03-06
target/i386/tcg/sysemu: Include missing 'exec/exec-all.h' header
Philippe Mathieu-Daudé
2
-0
/
+2
2022-02-21
exec/exec-all: Move 'qemu/log.h' include in units requiring it
Philippe Mathieu-Daudé
2
-0
/
+2
2022-02-09
target/i386: use CPU_LOG_INT for IRQ servicing
Alex Bennée
1
-2
/
+2
2021-11-08
target-i386: mmu: fix handling of noncanonical virtual addresses
Paolo Bonzini
1
-9
/
+12
2021-11-08
target-i386: mmu: use pg_mode instead of HF_LMA_MASK
Paolo Bonzini
1
-2
/
+2
2021-09-14
target/i386: Move x86_cpu_exec_interrupt() under sysemu/ folder
Philippe Mathieu-Daudé
1
-0
/
+62
2021-09-13
target/i386: Added vVMLOAD and vVMSAVE feature
Lara Lazier
2
-1
/
+30
2021-09-13
target/i386: Added changed priority check for VIRQ
Lara Lazier
2
-15
/
+7
2021-09-13
target/i386: Added ignore TPR check in ctl_has_irq
Lara Lazier
1
-0
/
+5
2021-09-13
target/i386: Added VGIF V_IRQ masking capability
Lara Lazier
1
-0
/
+12
2021-09-13
target/i386: Moved int_ctl into CPUX86State structure
Lara Lazier
2
-35
/
+17
2021-09-13
target/i386: Added VGIF feature
Lara Lazier
1
-2
/
+29
2021-09-13
target/i386: VMRUN and VMLOAD canonicalizations
Lara Lazier
1
-10
/
+17
2021-08-13
target/i386: Fixed size of constant for Windows
Lara Lazier
2
-2
/
+2
2021-07-29
target/i386: fix typo in ctl_has_irq
Paolo Bonzini
1
-1
/
+1
2021-07-29
target/i386: Added consistency checks for event injection
Lara Lazier
1
-0
/
+6
2021-07-23
target/i386: Added consistency checks for CR3
Lara Lazier
2
-3
/
+14
2021-07-22
target/i386: Added consistency checks for EFER
Lara Lazier
1
-0
/
+39
2021-07-22
target/i386: Added consistency checks for CR4
Lara Lazier
2
-3
/
+9
2021-07-22
target/i386: Added V_INTR_PRIO check to virtual interrupts
Lara Lazier
1
-1
/
+11
2021-07-13
target/i386: Tidy hw_breakpoint_remove
Dmitry Voronetskiy
1
-2
/
+2
2021-07-12
Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210710' into...
Peter Maydell
1
-9
/
+3
2021-07-09
target/i386: Use cpu_breakpoint_test in breakpoint_handler
Richard Henderson
1
-9
/
+3
2021-07-09
target/i386: fix exceptions for MOV to DR
Paolo Bonzini
2
-20
/
+31
2021-07-09
target/i386: Added DR6 and DR7 consistency checks
Lara Lazier
1
-1
/
+8
2021-07-09
target/i386: Added MSRPM and IOPM size check
Lara Lazier
1
-0
/
+15
2021-06-16
target/i386: Added Intercept CR0 writes check
Lara Lazier
1
-0
/
+9
2021-06-16
target/i386: Added consistency checks for CR0
Lara Lazier
1
-3
/
+9
2021-06-16
target/i386: Added consistency checks for VMRUN intercept and ASID
Lara Lazier
1
-0
/
+10
2021-06-16
target/i386: Refactored intercept checks into cpu_svm_has_intercept
Lara Lazier
1
-47
/
+58
2021-05-19
target/i386: Move helper_check_io to sysemu
Richard Henderson
1
-0
/
+29
2021-05-19
target/i386: Unify invlpg, invlpga
Richard Henderson
2
-23
/
+2
2021-05-19
target/i386: Move invlpg, hlt, monitor, mwait to sysemu
Richard Henderson
1
-0
/
+53
2021-05-19
target/i386: Cleanup read_crN, write_crN, lmsw
Richard Henderson
1
-2
/
+0
2021-05-19
target/i386: Tidy svm_check_intercept from tcg
Richard Henderson
1
-3
/
+2
[next]