aboutsummaryrefslogtreecommitdiff
path: root/target/i386/cpu.c
AgeCommit message (Expand)AuthorFilesLines
2021-09-30Adjust min CPUID level to 0x12 when SGX is enabledSean Christopherson1-0/+5
2021-09-30i386: kvm: Add support for exposing PROVISIONKEY to guestSean Christopherson1-1/+4
2021-09-30i386: Update SGX CPUID info according to hardware/KVM/user inputSean Christopherson1-0/+77
2021-09-30i386: Add get/set/migrate support for SGX_LEPUBKEYHASH MSRsSean Christopherson1-1/+15
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_1_EAXSean Christopherson1-0/+21
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EBXSean Christopherson1-0/+21
2021-09-30i386: Add SGX CPUID leaf FEAT_SGX_12_0_EAXSean Christopherson1-0/+20
2021-09-30i386: Add primary SGX CPUID and MSR definesSean Christopherson1-2/+2
2021-09-13target/i386: Added VGIF V_IRQ masking capabilityLara Lazier1-2/+5
2021-09-13target/i386: Moved int_ctl into CPUX86State structureLara Lazier1-1/+1
2021-09-13target/i386: Added VGIF featureLara Lazier1-1/+2
2021-09-13target/i386: VMRUN and VMLOAD canonicalizationsLara Lazier1-8/+11
2021-08-25i386/cpu: Remove AVX_VNNI feature from Cooperlake cpu modelYang Zhong1-1/+1
2021-08-25target/i386: Remove split lock detect in Snowridge CPU modelChenyi Qiang1-0/+8
2021-07-27docs: Update path that mentions deprecated.rstMao Zhongyi1-1/+1
2021-07-23i386: do not call cpudef-only models functions for max, host, baseClaudio Fontana1-2/+17
2021-07-13target/i386: Fix cpuid level for AMDzhenwei pi1-2/+9
2021-07-13target/i386: suppress CPUID leaves not defined by the CPU vendorMichael Roth1-0/+6
2021-07-13i386: expand Hyper-V features during CPU feature expansion timeVitaly Kuznetsov1-0/+4
2021-07-06target/i386: Populate x86_ext_save_areas offsets using cpuid where possibleDavid Edmondson1-12/+1
2021-07-06target/i386: Make x86_ext_save_areas visible outside cpu.cDavid Edmondson1-6/+1
2021-06-25target/i386: kvm: add support for TSC scalingPaolo Bonzini1-1/+1
2021-06-04i386: run accel_cpu_instance_init as post_initClaudio Fontana1-3/+7
2021-06-04i386: reorder call to cpu_exec_realizefnClaudio Fontana1-28/+51
2021-05-31i386: drop FEAT_HYPERV feature leavesVitaly Kuznetsov1-88/+0
2021-05-31i386: keep hyperv_vendor string up-to-dateVitaly Kuznetsov1-10/+9
2021-05-31i386: use better matching family/model/stepping for 'max' CPUDaniel P. Berrangé1-0/+6
2021-05-31i386: use better matching family/model/stepping for 'qemu64' CPUDaniel P. Berrangé1-3/+3
2021-05-31target/i386/cpu: Constify X86CPUDefinitionPhilippe Mathieu-Daudé1-6/+7
2021-05-31target/i386/cpu: Constify CPUCachesPhilippe Mathieu-Daudé1-4/+4
2021-05-31target/i386: Add CPU model versions supporting 'xsaves'Vitaly Kuznetsov1-56/+94
2021-05-28Merge remote-tracking branch 'remotes/rth-gitlab/tags/pull-tcg-20210526' into...Peter Maydell1-10/+20
2021-05-26cpu: Move CPUClass::get_paging_enabled to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+3
2021-05-26cpu: Move CPUClass::get_memory_mapping to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Move CPUClass::get_phys_page_debug to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Move CPUClass::asidx_from_attrs to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Move CPUClass::write_elf* to SysemuCPUOpsPhilippe Mathieu-Daudé1-4/+4
2021-05-26cpu: Move CPUClass::get_crash_info to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Move CPUClass::vmsd to SysemuCPUOpsPhilippe Mathieu-Daudé1-1/+1
2021-05-26cpu: Introduce SysemuCPUOps structurePhilippe Mathieu-Daudé1-0/+8
2021-05-26cpu: Rename CPUClass vmsd -> legacy_vmsdPhilippe Mathieu-Daudé1-1/+1
2021-05-26i386/cpu: Expose AVX_VNNI instruction to guestYang Zhong1-2/+2
2021-05-10i386: split off sysemu part of cpu.cClaudio Fontana1-379/+6
2021-05-10accel: introduce new accessor functionsClaudio Fontana1-7/+2
2021-05-10cpu: call AccelCPUClass::cpu_realizefn in cpu_exec_realizefnClaudio Fontana1-13/+7
2021-05-10i386: split cpu accelerators from cpu.c, using AccelCPUClassClaudio Fontana1-342/+41
2021-04-09i386: Add missing cpu feature bits in EPYC-Rome modelBabu Moger1-0/+12
2021-03-19target/i386: allow modifying TCG phys-addr-bitsPaolo Bonzini1-15/+8
2021-03-09Various spelling fixesMichael Tokarev1-1/+1
2021-02-25target/i386: Add bus lock debug exception supportChenyi Qiang1-1/+1
generated by cgit v1.1 at 2024-12-26 08:22:35 +0000