riscv-gnu-toolchain/qemu.git - Unnamed repository; edit this file 'description' to name the repository.

Age	Commit message (Expand)	Author	Files	Lines
2020-07-11	target/avr: Add instruction translation - CPU main translation function	Michael Rolnik	1	-0/+213
2020-07-11	target/avr: Add instruction translation - MCU Control Instructions	Michael Rolnik	2	-0/+73
2020-07-11	target/avr: Add instruction translation - Bit and Bit-test Instructions	Michael Rolnik	2	-0/+261
2020-07-11	target/avr: Add instruction translation - Data Transfer Instructions	Michael Rolnik	2	-0/+1046
2020-07-11	target/avr: Add instruction translation - Branch Instructions	Michael Rolnik	2	-0/+576
2020-07-11	target/avr: Add instruction translation - Arithmetic and Logic Instructions	Michael Rolnik	2	-0/+896
2020-07-11	target/avr: Add instruction translation - Register definitions	Michael Rolnik	1	-0/+142
2020-07-11	target/avr: Add instruction helpers	Michael Rolnik	2	-0/+238
2020-07-10	target/avr: Add definitions of AVR core types	Michael Rolnik	1	-0/+151
2020-07-10	target/avr: Introduce enumeration AVRFeature	Michael Rolnik	1	-0/+46
2020-07-10	target/avr: CPU class: Add GDB support	Michael Rolnik	3	-0/+90
2020-07-10	target/avr: CPU class: Add migration support	Michael Rolnik	3	-0/+122
2020-07-10	target/avr: CPU class: Add memory management support	Michael Rolnik	2	-0/+53
2020-07-10	target/avr: CPU class: Add interrupt handling support	Michael Rolnik	2	-0/+91
2020-07-10	target/avr: Introduce basic CPU class object	Michael Rolnik	3	-0/+399
2020-07-10	target/avr: Add basic parameters of the new platform	Michael Rolnik	2	-0/+102